

**Tentamen i kursen**  
**System Design and Methodology- TDTS07**  
**2016-08-24, kl. 14-18**

**Hjälpmedel:**

Engelsk ordbok.

**Supporting material:**

English dictionary.

**Poänggränser:**

Maximal poäng är 30.  
För godkänt krävs sammanlagt  
16 poäng.

**Points:**

Maximum points: 30.  
In order to pass the exam you need a  
total of minimum 16 points.

**Jourhavande lärare:**

Petru Eles, tel. 0703681396

**Good luck !!!**



**Tentamen i kursen System Design and Methodology- TDTS07, 2016-08-24, kl. 14-18**  
**Du kan skriva på svenska eller engelska!**

1. a) Describe, using a flow graph, the design flow of an embedded systems, from an informal specification to fabrication.  
 b) Give short comments on the design steps which belong to the system-level.  
 c) Why is the proposed design flow better than the traditional one?



(3)

2. Consider an application modelled as the task graph below. Each task, when activated, consumes one message on each input edge and generates, at termination, one message on each output edge. The task graph is executed on the architecture shown in the figure. Execution times of the tasks, when executed on the corresponding processor, are shown in the table. All messages transmitted over the bus, between tasks mapped on different processors, consume 2 time units to reach the destination. Communication between tasks mapped to the same processor is considered to not consume any time.

Propose an efficient task mapping (indicate on which processor each task is executed) and a corresponding static (nonpreemptive) schedule for the application. Illustrate your schedule as a Gantt chart (similar to the way we captured schedules in Lecture 1&2).

Try to achieve a maximum delay (the time interval between the start of T1 and the finishing of T7) of 46 time units!

(3p)



Task	WCET	
	μp1	μp2
T <sub>1</sub>	5	6
T <sub>2</sub>	12	15
T <sub>3</sub>	10	11
T <sub>4</sub>	5	6
T <sub>5</sub>	3	4
T <sub>6</sub>	17	21
T <sub>7</sub>	10	14

3. a) Formulate the synchrony hypothesis for FSMs. What does it imply?  
 b) Under which assumptions can we correctly implement a synchronous FSM model?

(2p)



**Tentamen i kursen System Design and Methodology- TDTS07, 2016-08-24, kl. 14-18**  
**Du kan skriva på svenska eller engelska!**

4. a) Are Petri Net models deterministic?  
 b) Consider the model in Fig 1a). Can the place *S* eventually be marked? Is it guaranteed to be marked?  
 c) Consider the model in Fig. 1b). Starting with the marking in the figure, which is (are) the possible next state(s) of the system? Can the place *S* eventually be marked? Is it guaranteed to be marked?




Fig. 1a




Fig. 1b

(3p)

5. How does a discrete event simulator work?  
 Illustrate by a flow-graph.

(2p)

6. Define Kahn process networks.

Show by an example how determinism is guaranteed with Kahn process networks.

Transform the example and show that a more general dataflow network, which is not a Kahn process network, does not guarantee determinism.

(3p)

7. Timed automata are a particular (the simplest) form of hybrid automata. Give an example of a timed automata model of your choice. Explain the model. Specify the same model as hybrid automata.

(2p)

8. What does it mean by an Application Specific Instruction Set Processor (ASIP)?

We have discussed five dimensions of specialization for ASIPs. Which are those five?

Comment on each of them.

(3p)



**Tentamen i kursen System Design and Methodology- TDTS07, 2016-08-24, kl. 14-18**  
**Du kan skriva på svenska eller engelska!**

9. Describe a simple design flow for processor specialization. Illustrate also by a figure. Comment on the design tools you need. (2p)
10. Illustrate by a diagram the trade-off energy consumption vs. flexibility for ASIC, FPGA, ASIP, and general-purpose processor. (2p)
11. What does it mean by IP (core) based design? What types of cores can you choose from? Comment on each of them. (2p)
12. a) What is the basic principle for task scheduling on DVS processors?  
b) What is the problem if we consider particularities, concerning power consumption, of individual tasks?  
c) How do we solve the problem that only discrete voltage levels are available?  
d) Discuss what the problems are if leakage energy is ignored. (3p)

