



Försättsblad till skriftlig tentamen vid Linköpings Universitet

Datum för tentamen	2013-08-26
Sal (1) <small>Om tentan går i flera salar ska du bifoga ett försättsblad till varje sal och <u>ringa in</u> vilken sal som avses</small>	TER2
Tid	8-12
Kurskod	TDTS01
Provkod	TEN1
Kursnamn/benämning Provnamn/benämning	Datorstödd elektronikkonstruktion Skriftlig tentamen
Institution	IDA
Antal uppgifter som ingår i tentamen	13
Jour/Kursansvarig <small>Ange vem som besöker salen</small>	Zebo Peng
Telefon under skrivtiden	0702582067
Besöker salen ca kl.	10:00
Kursadministratör/kontaktperson <small>(namn + tfnr + mailaddress)</small>	Liselotte Lundberg, 281278, liselotte.lundberg@liu.se
Tillåtna hjälpmedel	Engelsk ordbok
Övrigt	
Vilken typ av papper ska användas, rutigt eller linjerat	rutigt
Antal exemplar i påsen	

TEKNISKA HÖGSKOLAN I LINKÖPING
Institutionen för datavetenskap (IDA)
Zebo Peng och Petru Eles

Tentamen i kursen

TDTS 01 Datorstödd elektronikkonstruktion

(Examination on TDTS01 Computer Aided Design of Electronics)

2013-08-26, kl. 8-12

Hjälpmedel:

Engelsk ordbok.

Supporting material:

English dictionary.

Poänggränser:

Maximal poäng är 40.

För godkänt krävs 20 poäng.

Points:

Maximum points: 40.

You need 20 points to pass the exam.

Jourhavande lärare (Teacher on duty):

Zebo Peng, tel. 070 258 2067 / 013-28 2067

Lycka till (Good Luck)!

Note: You can give the answers in English or Swedish.

1. Give a short definition for each of the following terms:

- a) Capture-&-Simulate design paradigm.
- b) Platform-based design.
- c) Single stuck-at faults.
- d) Redundant faults

(4 p)

2. a) The two main tasks of high-level synthesis are operation scheduling and resource allocation. Describe briefly these two tasks. In which way are these two tasks dependent on each other?

- b) Describe an approach to integrate scheduling and allocation in a single algorithm.


(3 p)

3. a) Describe the force-directed scheduling algorithm. Use a simple example to illustrate the basic idea of this algorithm.

- b) What are the advantages and disadvantages of the force-directed scheduling algorithm?

(3 p)

4. a) For the variable lifetime chart shown in the following figure, use the left edge algorithm to obtain an efficient register allocation. You should show how you apply the algorithm step by step, not only giving the final result.



- b) Do you think you have obtained the optimal solution for the above register allocation problem? Why?

(3 p)

Note: You can give the answers in English or Swedish.

5.
 - a) Define the concept of vertical microcodes.
 - b) One problem with the vertical microcode is that it may not support the concurrent operations specified in the original controller. Why do we have this problem?
 - c) Describe the different methods that can be used to address the problem stated in (b).

(3 p)
6.
 - a) What are the basic ideas and principles of the Simulated Annealing (SA) algorithm?
 - b) Identify an optimization problem in high-level synthesis, formulate it formally, and discuss how it can be solved with the SA technique.

(4 p)
7.
 - a) What is the Branch-and-Bound technique? Describe the main features of this technique.
 - b) Illustrate the Branch-and-Bound technique with an example.

(3 p)
8.
 - a) What are the Ad Hoc DFT techniques?
 - b) Discuss one Ad Hoc DFT technique (of your choice) in details and use a simple example to illustrate the advantages of this technique.

(3 p)

The VHDL Part:

9. The VHDL simulation cycle.
 - a) Describe the successive steps of the cycle.
 - b) What do we call a delta cycle? When does such a cycle appear?

(3 p)
10. What is special about guarded signals?
We have guarded signals of class register and bus. What is the difference between them?

(2 p)
11. Component configuration.
 - a) What is component configuration? Why is it needed?
 - b) We have discussed three ways to solve component configuration. Which are these three alternatives and how do they work?

(3 p)

Note: You can give the answers in English or Swedish.

12. Concurrent signal assignment and sequential signal assignment look very similar in their syntax. When is such an assignment interpreted as a sequential and when as a concurrent one?


Write two architecture bodies, each equivalent to the one below. For the first one use process statements with sensitivity lists; for the second one do not use any process statements but only signal assignments.

```

architecture EXAM of TENTA is
    signal S: BIT;
begin
    OR_GATE: process
    begin
        S<=X or Y after 1 ns;
        wait on X,Y;
    end process;
    INVERTER: process
    begin
        Z<=not S after 0.5 ns;
        wait on S;
    end process;
end EXAM;
```

(3 p)

13. Consider the signal X having the waveform as follows:



Draw the output waveform (Z) if X is applied at the input of a buffer element specified as:

- a) $Z \leq \text{transport } X \text{ after } 15 \text{ ns}$
- b) $Z \leq X \text{ after } 15 \text{ ns}$
- c) $Z \leq \text{reject } 7 \text{ ns inertial } X \text{ after } 25 \text{ ns}$

(3 p)

VHDL QUICK REFERENCE CARD

REVISION 1.0

0	Grouping	[]	Optional
{}	Repeated		Alternative
bold	As is	CAPS	User Identifier
<i>italic</i>	VHDL-1993		

1. LIBRARY UNITS

```

comp_config ::= for all [LABELID : COMPID]
  (use entity [LIBID].ENTTYID [( ARCHID )]
   [[generic map ((GENID => expr ,))]
    port map ((PORTID => SIGID | expr ,));
  [for ARCHID
   [[block_config | comp_config]]
   end for;
  end for;
  (use configuration [LIBID].CONFID
   [[generic map ((GENID => expr ,))]
    port map ((PORTID => SIGID | expr ,));
  end for;
}

2. DECLARATIONS

2.1. TYPE DECLARATIONS

entity ID is ([ID,]);
type ID is ([ID,]);
type ID is range number downto | to number;
type ID is array ([range | TYPEID,]);
type ID is record
  [ID : TYPEID];
end record;
type ID is access TYPEID;
type ID is file of TYPEID;
subtype ID is [RESOLV|CTID] TYPEID [range];
range ::= (integer | ENUMID to | downto
           integer | ENUMID) | (OBJID[reverse_]range) |
           (TYPEID range <>)

2.2. OTHER DECLARATIONS

constant ID : TYPEID := expr;
[shared] variable ID : TYPEID [= expr];
signal ID : TYPEID [= expr];
file ID : TYPEID (is in | out string) |
  (open read_mode / write_mode
   / append_mode is string);
alias ID : TYPEID is OBJID;
attribute ID : TYPEID;
attribute ATTRID of OBJID | others | all : class
  is expr;
class ::= entity | architecture | configuration |
  procedure | function | package | type |
  subtype | constant | signal | variable |
  component | label
```

```

comp_config ::= for all [LABELID : COMPID]
  (use entity [LIBID].ENTTYID [( ARCHID )]
   [[generic map ((GENID => expr ,))]
    port map ((PORTID => SIGID | expr ,));
  [for ARCHID
   [[block_config | comp_config]]
   end for;
  end for;
  (use configuration [LIBID].CONFID
   [[generic map ((GENID => expr ,))]
    port map ((PORTID => SIGID | expr ,));
  end for;
}

2. DECLARATIONS

2.1. TYPE DECLARATIONS

entity ID is ([ID,]);
type ID is ([ID,]);
type ID is range number downto | to number;
type ID is array ([range | TYPEID,]);
type ID is record
  [ID : TYPEID];
end record;
type ID is access TYPEID;
type ID is file of TYPEID;
subtype ID is [RESOLV|CTID] TYPEID [range];
range ::= (integer | ENUMID to | downto
           integer | ENUMID) | (OBJID[reverse_]range) |
           (TYPEID range <>)

2.2. OTHER DECLARATIONS

constant ID : TYPEID := expr;
[shared] variable ID : TYPEID [= expr];
signal ID : TYPEID [= expr];
file ID : TYPEID (is in | out string) |
  (open read_mode / write_mode
   / append_mode is string);
alias ID : TYPEID is OBJID;
attribute ID : TYPEID;
attribute ATTRID of OBJID | others | all : class
  is expr;
class ::= entity | architecture | configuration |
  procedure | function | package | type |
  subtype | constant | signal | variable |
  component | label
```

3. EXPRESSIONS

```

expression ::= (relation and relation)
  (relation or relation)
  (relation xor relation)
relation ::= shexpr [relop shexpr]
shexpr ::= sexpr [shop sexpr]
sexpr ::= [+|-] term [addop term]
term ::= factor [mulop factor]
factor ::= (prim [** prim]) | (abs prim) | (not prim)
prim ::= literal | OBJID | OBJID'ATTRID | OBJID([expr])
  | OBJID(range) | ((choice ([| choice]) => expr,))
  | FCTID((PARD => expr,) | TYPEID([expr])
  | TYPEID(expr) | new TYPEID([expr])) ( expr )
choice ::= sexpr | range | RECFID | others
```

3.1. OPERATORS, INCREASING PRIORITY

and or xor	= = < <= > >=
relop	&
shop	sif srf str stra rof ror
addop	+ - &
mulp	* / mod rem
miscop	** abs not

© 1995 Qualis Design Corporation. Permission to reproduce and distribute strictly verbatim copies of this document in whole is hereby granted.

See reverse side for additional information.

4. SEQUENTIAL STATEMENTS

```

[LABEL:] [postponed] assert expr
[report string] [severity note | warning |
error | failure];

wait [on {SIGID,}] [until expr] [for time];
assert expr
[report string] [severity note | warning |
error | failure];
report string
[severity note | warning | error |
failure];
SIGID <= [transport] [reject TIME inertial]
[expr after time] / unaffected when expr
else] [expr [after time]] / unaffected;
[LABEL:] [postponed] with expr select
SIGID <= [transport] [reject TIME inertial]
[expr [after time]] /
unaffected when choice [{choice}];

LABEL: COMPID
[generic map ({GENID => expr,})]
port map ({PORTID => SIGID,});
LABEL: entity ([IBID,ENTITIID {[ARCHID,}])
[generic map ({GENID => expr,})]
port map ({PORTID => SIGID,});
LABEL: configuration ([LIBID,CONFID]
[generic map ({GENID => expr,})]
port map ({PORTID => SIGID,});
LABEL: if expr generate
[parallel_statement];
end generate [LABEL];
LABEL: for ID in range generate
[parallel_statement];
end generate [LABEL];
[LABEL:] [while expr] loop
{sequential_statement};
end loop [LABEL];
[LABEL:] for ID in range loop
{sequential_statement};
end loop [LABEL];
next [LOOPBL] [when expr];
exit [LOOPBL] [when expr];
return [expression];
null;

```

5. PARALLEL STATEMENTS

```

[LABEL:] block [s]
[generic {ID : TYPEID,} ];
[generic map ({GENID => expr,})];
[port {ID : in | out | inout TYPEID,} ];
[port map ({PORTID => SIGID | expr,})];
[declaration];
begin
[parallel_statement];
end block [LABEL];
[LABEL:] [postponed] process {[SIGID,}]
[declaration];
begin
[sequential_statement];
end [postponed] process [LABEL];
[LBL:] [postponed] PROCID[[PARID => ] expr,];

```

6. PREDEFINED ATTRIBUTES

```

VARD := expr;
PROCEDUREID[[PARID => expr,]];
[LABEL:] If expr then
{sequential_statement}
[elsif expr then
{sequential_statement}]
[else
{sequential_statement}]
end if [LABEL];
[LABEL:] case expr is
{when choice [{choice}]} =>
{sequential_statement}
end case [LABEL];
[LABEL:] [while expr] loop
{sequential_statement};
end loop [LABEL];
[LABEL:] for ID in range loop
{sequential_statement};
end loop [LABEL];
next [LOOPBL] [when expr];
exit [LOOPBL] [when expr];
return [expression];
null;

```

7. PREDEFINED TYPES

```

BOOLEAN
INTEGER
NATURAL
POSITIVE
REAL
BIT
BIT_VECTOR(NATURAL)
CHARACTER
STRING(POSITIVE)
TIME
DELAY_LENGTH

```

8. PREDEFINED FUNCTIONS

```

NOW Returns current simulation time
DEALLOCATE(ACCESSIONTYPEOBJ)
FILE_OPEN([status], FILEID, string mode)
FILE_CLOSE(FILEID)

```

9. LEXICAL ELEMENTS

```

identifier ::= letter {[underline] alphanumeric}
decimal literal ::= integer [, integer] [E+/-] integer]
based literal ::= integer # hexint [hexint] # [E+/-] integer]
bit string literal ::= B|O|X "hexint"
comment ::= -- comment text

```

© 1995 Qualis Design Corporation. Permission to reproduce and distribute strictly verbatim copies of this document in whole is hereby granted.

Qualis Design Corporation
Beaverton, OR USA
Phone: +1-503-531-0377 FAX: +1-503-629-5525
E-mail: info@qualis.com

Also available: 1164 Packages Quick Reference Card
Verilog HDL Quick Reference Card