



Hjälp

# Försättsida för: TDTS01/TEN1 går den 2013-03-13 (14-18) i Linköping.

Byt till...

Val

[ [Se bokade lokaler](#) | [Se beställningen](#) ]

## Fyll i uppgifter för försättsbladet

<b>Datum för tentamen</b>	2013-03-13
<b>Sal (1)</b> Om tentan går i flera salar ska du bifoga ett försättsblad till varje sal och <u>ringa in</u> vilken sal som avses	TER2
<b>Tid</b>	14-18
<b>Kurskod</b>	TDTS01
<b>Provkod</b>	TEN1
<b>Kursnamn/benämning</b> <b>Provnamn/benämning</b>	Datorstödd elektronikkonstruktion Skriftlig tentamen
<b>Institution</b>	IDA
<b>Antal uppgifter som ingår i tentamen</b>	<input type="text" value="13"/>
<b>Jour/Kursansvarig</b> Ange vem som besöker salen	<input type="text" value="Zebo Peng"/>
<b>Telefon under skrivtiden</b>	<input type="text" value="0702582067, 013-28 2067"/>
<b>Besöker salen ca kl.</b>	<input type="text" value="15:45"/>
<b>Kursadministratör/kontaktperson</b> (namn + tfnr + mailadress)	<input type="text" value="Liselotte Lundberg, 013-281278, &lt;liselotte.lundberg@liu.se&gt;"/>
<b>Tillåtna hjälpmedel</b>	<input type="text" value="Engelsk ordbok"/>
<b>Övrigt</b>	<input type="text"/>
<b>Vilken typ av papper ska användas, rutigt eller linjerat</b>	<input type="text" value="rutigt"/>
<b>Antal exemplar i påsen</b>	<input type="text"/>

TEKNISKA HÖGSKOLAN I LINKÖPING  
Institutionen för datavetenskap (IDA)  
Zebo Peng och Petru Eles

## **Tentamen i kursen**

### **TDTS 01 Datorstödd elektronikkonstruktion**

**(Examination on TDTS01 Computer Aided Design of Electronics)**

**2013-03-13, kl. 14-18**

**Hjälpmedel:**

Engelsk ordbok.

**Supporting material:**

English dictionary.

**Poänggränser:**

Maximal poäng är 40.

För godkänt krävs 20 poäng.

**Points:**

Maximum points: 40.

You need 20 points to pass the exam.

**Jourhavande lärare (Teacher on duty):**

Zebo Peng, tel. 070 258 2067 / 013-28 2067


**Lycka till (Good Luck)!**

Note: You can give the answers in English or Swedish.

1.
  - a) What does it mean by platform-based design?
  - b) Describe briefly the two main steps of a platform-based design techniques.

(2 p)
  
2.
  - a) What are the basic issues of high-level synthesis? Provide a short description for each of the issues.
  - b) Use the high-level synthesis problem to illustrate the basic idea of a transformational approach. What are the main advantages of such an approach?

(3 p)
  
3.
  - a) Given the following data flow graph, you are asked to schedule all the operations in four control steps.



Use the force-directed scheduling algorithm to generate the schedule for the multiplication operations (it is assumed that the additions and multiplications cannot share the same hardware unit). You should follow the force-directed method step by step, not just giving the final result.

- b) What are the advantages and disadvantages of the force-directed scheduling algorithm?
- (4 p)
4.
    - a) Define the clique partitioning problem.
    - b) Which problems of high-level synthesis can be formulated as clique partitioning problems?
    - c) Describe in detail how a high-level synthesis problem is mapped to a clique partitioning problem.

(3 p)

Note: You can give the answers in English or Swedish.

5. a) What are the two basic approaches used to synthesize a controller? What are the advantages and disadvantages of these two approaches, respectively?  
b) What are the differences between horizontal microcodes and vertical microcodes? What are their respective features?  
(3 p)
6. a) What are the basic ideas and principles of the Simulated Annealing (SA) algorithm?  
b) What are the main advantages of using the SA algorithm, as compared with other optimization heuristics?  
c) Identify an optimization problem in high-level synthesis and discuss how it can be solved with the SA technique.  
(4 p)
7. a) What is the basic principle of the scan technique? Why is this technical very useful for improving the testability of a design?  
b) What does it mean by partial scan?  
c) What are advantages and disadvantages of using the partial scan technique?  
(3 p)
8. a) What are the main advantages of the built-in self-test (BIST) technique?  
b) What is a signature (in the context of BIST)? Why is it used?  
c) What is the most common hardware component that is used to generate test patterns in a BIST technique? What are the main features of this component and the test patterns generated by it?  
(4 p)

The VHDL Part:

9. Component configuration:  
a) What is component configuration? Why is it needed?  
b) We have discussed three ways to solve component configuration. Which are these three alternatives and how do they work?  
(3 p)
10. What is special about guarded signals?  
We have guarded signals of class register and bus. What is the difference between them?  
(2 p)

Note: You can give the answers in English or Swedish.


11. We have discussed the following design units a VHDL model is composed of: entity declaration, architecture body, configuration declaration.

Explain which aspect of the model (or of a part of the model) does each of them capture. (What information regarding the model and its simulation do they carry?).

Illustrate by an example for each of them, considering a very simple circuit.

(3 p)

12. In the figure below you see how a full adder is built out of two half adders and an OR gate.




a) Give the entity declarations corresponding to the half adder, the OR gate and the full adder.

b) Give the architecture body corresponding to a structural specification of the full adder.

(3 p)

13. Consider the signal X having the waveform as follows:



Draw the output waveform (Z) if X is applied at the input of a buffer element specified as:

a)  $Z \leq \text{transport } X \text{ after } 15 \text{ ns}$

b)  $Z \leq X \text{ after } 15 \text{ ns}$

c)  $Z \leq \text{reject } 7 \text{ ns inertial } X \text{ after } 25 \text{ ns}$

(3 p)

## VHDL QUICK REFERENCE CARD REVISION 1.0

0 Grouping [ ] Optional  
 0 Repeated | Alternative  
 bold As is -CAPS User Identifier  
 italic VHDL-1993

### 1. LIBRARY UNITS

```

[use_clause]
entity ID is
  [generic ((ID : TYPEID [= expr]);)]
  [port ((ID : in | out | inout TYPEID [= expr]);)]
  [declarations]
begin
  [parallel_statement]
end [entity] ENTITYID;

[use_clause]
architecture ID of ENTITYID is
  [declarations]
begin
  [parallel_statement]
end [architecture] ARCHID;

[use_clause]
package ID is
  [declarations]
end [package] PACKID;

[use_clause]
package body ID is
  [declarations]
end [package body] PACKID;

[use_clause]
configuration ID of ENTITYID is
  for ARCHID
    [[block_config | comp_config]]
  end for;
end [configuration] CONFID;

use_clause ::=
  library ID;
  [[use LIBID.PKGID.all];]
block_config ::=
  for LABELID
    [[block_config | comp_config]]
  end for;
  
```

```

comp_config ::=
  for all [LABELID : COMPID
    (use entity [LIBID.ENTITYID [(ARCHID)]]
    [[generic map ((GENID => expr.);)]
    port map ((PORTID => SIGID | expr.);)]];
  for ARCHID
    [[block_config | comp_config]]
  end for;
end for;
  (use configuration [LIBID.CONFID
  [[generic map ((GENID => expr.);)]
  port map ((PORTID => SIGID | expr.);)]];
end for;
  
```

### 2. DECLARATIONS

#### 2.1. TYPE DECLARATIONS

```

type ID is ( (ID,) );
type ID is range number downto | to number;
type ID is array ( (range | TYPEID,) )
  of TYPEID | SUBTYPEID;
type ID is record
  ( (ID : TYPEID);
  end record;
type ID is access TYPEID;
type ID is file of TYPEID;
subtype ID is [RESOLVCTID] TYPEID [range];
range ::=
  (integer | ENUMID to | downto
  integer | ENUMID) | (OBJID[reverse_range] |
  (TYPEID range <>))
  
```

#### 2.2. OTHER DECLARATIONS

```

constant ID : TYPEID := expr;
[shared] variable ID : TYPEID := expr;
signal ID : TYPEID := expr;
file ID : TYPEID (is in | out string) |
  (open read_mode | write_mode
  / append_mode is string);
alias ID : TYPEID is OBJID;
attribute ID : TYPEID;
attribute ATTRID of OBJID | others | all : class
is expr;
class ::=
  entity | architecture | configuration |
  procedure | function | package | type |
  subtype | constant | signal | variable |
  component | label
  
```

```

component ID [is
  [generic ((ID : TYPEID [= expr]);)]
  [port ((ID : in | out | inout TYPEID [= expr]);)]
  end component [COMPID];
  (impure) function ID
  (( [constant | variable | signal] ID :
  in | out | inout TYPEID [= expr]);)
  return TYPEID [is
  begin
  (sequential_statement)
  end [function] ID];
  procedure ID(( [constant | variable | signal] ID :
  in | out | inout TYPEID [= expr]);)
  [is begin
  (sequential_statement)
  end [procedure] ID];
  for LABELID | others | all : COMPID use
  (entity [LIBID.ENTITYID [(ARCHID)]] |
  (configuration [LIBID.CONFID]
  [[generic map ((GENID => expr.);)]
  port map ((PORTID => SIGID | expr.);)]];
  
```

### 3. EXPRESSIONS

```

expression ::=
  (relation and relation) |
  (relation or relation) |
  (relation xor relation)
relation ::= shexpr [relop shexpr]
shexpr ::= shexpr [shop shexpr]
shopr ::= [+|-] term [addop term]
term ::= factor [mulop factor]
factor ::=
  (prim [* prim]) | (abs prim) | (not prim)
prim ::=
  literal | OBJID | OBJID'ATTRID | OBJID(expr);
  | OBJID(range) | ([choice] => expr);
  | FCTID([PARID =>] expr); | TYPEID(expr) |
  TYPEID(expr) | new TYPEID'(expr) | ( expr )
choice ::= shexpr | range | RECVID | others
  
```

#### 3.1. OPERATORS, INCREASING PRECEDENCE

```

logop    and | or | xor
relop    = | /= | < | <= | > | >=
shop     shl | srl | sla | sra | rol | ror
addop    + | - | &
mulop    * | / | mod | rem
miscop   ** | abs | not
  
```

© 1995 Qualis Design Corporation. Permission to reproduce and distribute strictly verbatim copies of this document in whole is hereby granted.

See reverse side for additional information.

SIGID'transaction'(expr)

Toggles if signal active  
Event on signal ?  
Activity on signal ?  
Time since last event  
Time since last active  
Value before last event  
Active driver predicate  
Value of driver  
Name of object  
Pathname of object  
Pathname to object

SIGID'event  
SIGID'active  
SIGID'last\_event  
SIGID'last\_active  
SIGID'last\_value  
SIGID'driving  
SIGID'driving\_value  
OBJID'simple\_name  
OBJID'instance\_name  
OBJID'path\_name

7. PREDEFINED TYPES

BOOLEAN True or false  
INTEGER 32 or 64 bits  
NATURAL integers >= 0  
POSITIVE integers > 0  
REAL Floating-point  
BIT '0', '1'  
BIT\_VECTOR(NATURAL) Array of bits  
CHARACTER 7-bit ASCII  
STRING(POSITIVE) Array of characters  
TIME hr, min, sec, ms, us, ns, ps, fs  
DELAY\_LENGTH Time => 0

8. PREDEFINED FUNCTIONS

NOW Returns current simulation time  
DEALLOCATE(ACCESS\_TPOBJ) Deallocate dynamic object  
FILE\_OPEN(status, FILEID, string, mode) Open file  
FILE\_CLOSE(FILEID) Close file

9. LEXICAL ELEMENTS

Identifier ::= letter { [underline] alphanumeric }  
decimal literal ::= integer [ integer ] [E|+|-] integer  
based literal ::= integer # hexint [ hexint ] integer  
bit string literal ::= B|O|X " hexint "  
comment ::= - comment text

© 1995 Qualis Design Corporation. Permission to reproduce and distribute strictly verbatim copies of this document in whole is hereby granted.

Qualis Design Corporation  
Beaverton, OR USA  
Phone: +1-503-531-0377 FAX: +1-503-629-5525  
E-mail: info@qualis.com

Also available: 1164 Packages Quick Reference Card  
Verilog HDL Quick Reference Card

[LABEL:] [postponed] assert expr  
[report string] [severity note | warning | error | failure];

[LABEL:] [postponed] SIGID <= [transport] | [reject TIME inertial] [expr] [after time] | unaffected when expr else [expr] [after time] | unaffected;

[LABEL:] [postponed] with expr select SIGID <= [transport] | [reject TIME inertial] [expr] [after time] | unaffected when choice [{} choice];

LABEL: COMPID  
[[generic map ( {GENID => expr,} )]]  
port map ( {PORTID => SIGID,} );

LABEL: entity [LIBID,] ENTITYID [(ARCHID)]  
[[generic map ( {GENID => expr,} )]]  
port map ( {PORTID => SIGID,} );

LABEL: configuration [LIBID,] CONFIGID  
[[generic map ( {GENID => expr,} )]]  
port map ( {PORTID => SIGID,} );

LABEL: if expr generate  
[[parallel\_statement]]  
end generate [LABEL];

LABEL: for ID in range generate  
[[parallel\_statement]]  
end generate [LABEL];

6. PREDEFINED ATTRIBUTES

Base type  
Left bound value  
Right-bound value  
Upper-bound value  
Lower-bound value  
Position within type  
Value at position  
Next value in order  
Previous value in order  
Value to the left in order  
Value to the right in order  
Ascending type predicate  
String image of value  
Value of string image  
Left-bound of [nth] index  
Right-bound of [nth] index  
Upper-bound of [nth] index  
Lower-bound of [nth] index  
left downto 'right'  
right downto 'left'  
reverse\_range([expr]) 'right' dimension  
length([expr]) Length of [nth] dimension  
ascending([expr]) 'right' >= 'left' ?  
delayed([expr]) Delayed copy of signal  
stable([expr]) Signals event on signal  
quiet([expr]) Signals activity on signal

4. SEQUENTIAL STATEMENTS

wait [on (SIGID,)] [until expr] [for time];  
assert expr  
[report string] [severity note | warning | error | failure];

report string  
[severity note | warning | error | failure];

SIGID <= [transport] | [reject TIME inertial] [expr] [after time];

VARID := expr;

PROCEDUREID([PARID =>] expr,);

[LABEL:] if expr then  
{sequential\_statement}  
[[elsif expr then  
{sequential\_statement}]]  
else  
{sequential\_statement}  
end if [LABEL];

[LABEL:] case expr is  
{when choice [{} choice] =>  
{sequential\_statement}}  
end case [LABEL];

[LABEL:] while expr loop  
{sequential\_statement}  
end loop [LABEL];

[LABEL:] for ID in range loop  
{sequential\_statement}  
end loop [LABEL];

next [LOOPLBL] [when expr];  
exit [LOOPLBL] [when expr];  
return [expression];  
null;

5. PARALLEL STATEMENTS

[LABEL:] block [is]  
[[generic ( {ID : TYPEID,} )]]  
[port ( {ID : in | out | inout TYPEID } )];  
[port map ( {PORTID => SIGID | expr,} )];  
[[declaration]]  
begin  
[[parallel\_statement]]  
end block [LABEL];

[LABEL:] [postponed] process [{} (SIGID,)]  
[[declaration]]  
begin  
[[sequential\_statement]]  
end [postponed] process [LABEL];

[LABEL:] [postponed] PROCID([PARID =>] expr,);