

TEKNISKA HÖGSKOLAN I LINKÖPING  
Institutionen för datavetenskap (IDA)  
Zebo Peng och Petru Eles

## **Tentamen i kursen**

### **TDTS 01 Datorstödd elektronikkonstruktion**

**(Examination on TDTS01 Computer Aided Design of Electronics)**

**2012-08-21, kl. 8-12**

**Hjälpmedel:**

Engelsk ordbok.

**Supporting material:**

English dictionary.

**Poänggränser:**

Maximal poäng är 40.  
För godkänt krävs 20 poäng.

**Points:**

Maximum points: 40.  
You need 20 points to pass the exam.

**Jourhavande lärare (Teacher on duty):**

Zebo Peng, tel. 070 258 2067 / 013-28 2067

**Lycka till (Good Luck)!**

Note: You can give the answers in English or Swedish.

1. What is the basic idea of the Capture-&-Simulate paradigm for electronic design? What are the advantages and disadvantages of this design paradigm? How does this design paradigm deal with the increasing complexity of electronic systems?

(3 p)


2. a) The two main tasks of high-level synthesis are operation scheduling and resource allocation. Describe briefly these two tasks. In which way are these two tasks dependent on each other?  
b) Describe an approach to integrate scheduling and allocation in a single algorithm.

(4 p)

3. a) Describe the force-directed scheduling algorithm. Use a simple example to illustrate the basic idea of this algorithm.  
b) What are the advantages and disadvantages of the force-directed scheduling algorithm?

(3 p)

4. a) For the variable lifetime chart shown in the following figure, use the left edge algorithm to obtain an efficient register allocation. You should show how you apply the algorithm step by step, not only giving the final result.



- b) Do you think you have obtained the optimal solution for the above register allocation problem? Why?

(3 p)

Note: You can give the answers in English or Swedish.

5. a) Describe the microcode-based approach for control-unit synthesis.  
b) What are the differences between horizontal microcodes and vertical microcodes? What are their respective features?  
(3 p)
6. a) What are the basic ideas and principles of the Simulated Annealing (SA) algorithm?  
b) Identify an optimization problem in high-level synthesis, formulate it formally, and discuss how it can be solved with the SA technique.  
(4 p)
7. a) What are the main difficulties in testing modern integrated circuits?  
b) Why is it important to take testability into account during the earlier design stages?  
(2 p)
8. a) What are the Ad Hoc DFT techniques?  
b) Discuss one Ad Hoc DFT technique in details and use a simple example to illustrate the advantages of this technique.  
(3 p)

The VHDL Part:

9. Component configuration:  
a) What is component configuration? Why is it needed?  
b) We have discussed three ways to solve component configuration. Which are these three alternatives and how do they work?  
(3 p)
10. What is special about guarded signals?  
We have guarded signals of class register and bus. What is the difference between them?  
(3 p)
11. What is a resolved signal? Why do we need a resolution function attached to such a signal?  
Imagine you have an one bit bus to which several processes write. If one single process is writing to the bus, the bus carries the value written by that process. If zero, two or more processes are writing to the bus, the bus carries the value '0'.

Note: You can give the answers in English or Swedish.

Declare the signal representing the bus and specify the resolution function (give the VHDL code).

(3 p)

12. Consider that we are at simulation time 100ns and the driver of a signal  $S$  has the following content:

0	10	25
100 ns	115 ns	155 ns

The following two signal assignments are performed, one after the other, at the current simulation time of 100ns:

$S \leq 18$  after 20 ns, 2 after 45 ns, 5 after 65 ns, 10 after 110 ns, 25 after 135 ns;


$S \leq \text{reject } 40 \text{ ns inertial } 5$  after 80 ns;

Indicate the content of the driver for signal  $S$

- after the first signal assignment above;
- after the second signal assignment above.

(3 p)

13. Consider the signal  $X$  having the waveform as follows:



Draw the output waveform ( $Z$ ) if  $X$  is applied at the input of a buffer element specified as:

- $Z \leq \text{transport } X$  after 15 ns
- $Z \leq X$  after 15 ns
- $Z \leq \text{reject } 7 \text{ ns inertial } X$  after 25 ns

(3 p)

## VHDL QUICK REFERENCE CARD REVISION 1.0

{} Grouping [] Optional  
{} Repeated | Alternative  
bold As is .CAPS User Identifier  
*italic* VHDL-1993

### 1. LIBRARY UNITS

```

[use_clause]
entity ID is
[generic ((ID : TYPEID [= expr]);)]
[port ((ID : in | out | inout TYPEID [= expr]);)]
[declarations]
begin
[parallel_statement]
end [entity] ENTITYID;

```

```

[use_clause]
architecture ID of ENTITYID is
[declarations]
begin
[parallel_statement]
end [architecture] ARCHID;

```

```

[use_clause]
package ID is
[declarations]
end [package] PACKID;
[use_clause]
package body ID is
[declarations]
end [package body] PACKID;

```

```

[use_clause]
configuration ID of ENTITYID is
for ARCHID
[[block_config | comp_config]]
end for;
end [configuration] CONFID;

```

```

use_clause ::=
library ID;
[[use LIBID.PKGID.ali;]]
block_config ::=
for LABELID
[[block_config | comp_config]]
end for;

```

```

comp_config ::=
for all | LABELID : COMPID
(use entity [LIBID.]ENTITYID [( ARCHID )]
[generic map ((GENID => expr))]
port map ((PORTID => SIGID | expr.));)
[for ARCHID
[[block_config | comp_config]]
end for;]
(use configuration [LIBID.]CONFID
[generic map ((GENID => expr.))]
port map ((PORTID => SIGID | expr.));)
end for;

```

### 2. DECLARATIONS

#### 2.1. TYPE DECLARATIONS

```

type ID is ( {ID} );
type ID is range number downto | to number;
type ID is array ( range | TYPEID )
of TYPEID | SUBTYPEID;
type ID is record
(ID : TYPEID;
end record;
type ID is access TYPEID;
type ID is file of TYPEID;
subtype ID is [RESOLVFCTID] TYPEID [range];
range ::=
(integer | ENUMID to | downto
integer | ENUMID) | (OBJID[reverse_range] |
TYPEID range <=>)

```

#### 2.2. OTHER DECLARATIONS

```

constant ID : TYPEID := expr;
[shared] variable ID : TYPEID [= expr];
signal ID : TYPEID [= expr];
file ID : TYPEID (is in | out string; |
(open read_mode | write_mode
/ append_mode is string))
alias ID : TYPEID is OBJID;
attribute ID : TYPEID;
attribute ATTRID of OBJID | others | all : class
is expr;
class ::=
entity | architecture | configuration |
procedure | function | package | type |
subtype | constant | signal | variable |
component | label

```

```

component ID [is
[generic ((ID : TYPEID [= expr]);)]
[port ((ID : in | out | inout TYPEID [= expr]);)]
end component [COMPID];]
[impure] function ID
[[constant | variable | signal] ID :
in | out | inout TYPEID [= expr];]
return TYPEID [is
begin
[sequential_statement]
end [function] ID];]
procedure ID([[constant | variable | signal] ID :
in | out | inout TYPEID [= expr];])
[is begin
[[sequential_statement]
end [procedure] ID];]
for LABELID | others | all : COMPID use
(entity [LIBID.]ENTITYID [( ARCHID )] |
(configuration [LIBID.]CONFID
[generic map ((GENID => expr.))]
port map ((PORTID => SIGID | expr.));)
);

```

### 3. EXPRESSIONS

```

expression ::=
(relation and relation) |
(relation or relation) |
(relation xor relation)
relation ::= shexpr [relop shexpr]
shexpr ::= shexpr [shop shexpr]
shexpr ::= [+|-] term [addop term]
term ::= factor [mulop factor]
factor ::=
(prim [** prim]) | (abs prim) | (not prim)
prim ::=
literal | OBJID | OBJID.ATTRID | OBJID(expr.)
| OBJID(range) | ([choice] => expr.)
| FCTID([PARID =>] expr.) | TYPEID(expr) |
TYPEID(expr) | new TYPEID["(expr)"] | ( expr )
choice ::= shexpr | range | RECFCID | others

```

#### 3.1. OPERATORS, INCREASING PRECEDENCE

```

logop and | or | xor
relop = | /= | < | <= | > | >=
shop shl | srl | sla | sra | rol | ror
addop + | - | &
mulop * | / | mod | rem
miscop ** | abs | not

```

© 1995 Qualis Design Corporation. Permission to reproduce and distribute strictly verbatim copies of this document in whole is hereby granted.  
See reverse side for additional information.

#### 4. SEQUENTIAL STATEMENTS

```

wait [on {SIGID,}] [until] expr [for time];
assert expr
[report string] [severity note | warning |
error | failure];
report string
[severity note | warning | error |
failure];
SIGID <=> [transport] | [reject TIME inertial]
{expr [after time]};
VARID := expr;
PROCEDUREID({(PARID =>) expr,});
[LABEL:] if expr then
{sequential_statement}
{elsif expr then
{sequential_statement}}
else
{sequential_statement}
end if [LABEL];
[LABEL:] case expr is
{when choice {{ choice }} =>
{sequential_statement}}
end case [LABEL];
[LABEL:] while expr loop
{sequential_statement}
end loop [LABEL];
[LABEL:] for ID in range loop
{sequential_statement}
end loop [LABEL];
next [LOOPLBL] [when expr];
exit [LOOPLBL] [when expr];
return [expression];
null;
5. PARALLEL STATEMENTS
[LABEL:] block [/$]
[generic ( (ID : TYPEID); );
[generic map ( (GENID => expr,); )];
]port ( (ID : in | out | inout TYPEID); );
]port map ( (PORTID => SIGID | expr,); )];
[[declaration]]
begin
[[parallel_statement]]
end block [LABEL];
[LABEL:] [postponed] process [ ( (SIGID,); ) ]
[[declaration]]
begin
[[sequential_statement]]
end [postponed] process [LABEL];
[LABEL:] [postponed] PROCID({(PARID =>) expr,});

```

```

[LABEL:] [postponed] assert expr
[report string] [severity note | warning |
error | failure];
[LABEL:] [postponed] SIGID <=>
[transport] | [reject TIME inertial]
{[expr [after time]] / unaffected when expr
else} {expr [after time]} | unaffected;
[LABEL:] [postponed] with expr select
SIGID <=> [transport] | [reject TIME inertial]
{expr [after time]} |
unaffected when choice {{ choice}}];
LABEL: COMPID
[[generic map ( (GENID => expr,); ) ]
port map ( (PORTID => SIGID,); )];
LABEL: entity [LIBID,]ENTITYID [(ARCHID)]
[[generic map ( (GENID => expr,); ) ]
port map ( (PORTID => SIGID,); )];
LABEL: configuration [LIBID,]CONFIGID
[[generic map ( (GENID => expr,); ) ]
port map ( (PORTID => SIGID,); )];
LABEL: if expr generate
[[parallel_statement]]
end generate [LABEL];
[LABEL:] for ID in range generate
[[parallel_statement]]
end generate [LABEL];

```

#### 6. PREDEFINED ATTRIBUTES

```

TYPEID'base Base type
TYPEID'left Left bound value
TYPEID'right Right-bound value
TYPEID'high Upper-bound value
TYPEID'low Lower-bound value
TYPEID'pos(expr) Position within type
TYPEID'val(expr) Value at position
TYPEID'succ(expr) Next value in order
TYPEID'prec(expr) Previous value in order
TYPEID'leftof(expr) Value to the left in order
TYPEID'rightof(expr) Value to the right in order
TYPEID'ascending Ascending type predicate
TYPEID'image(expr) String image of value
TYPEID'value(string) Value of string image
ARYID'leftof(expr) Left-bound of [nth] index
ARYID'rightof(expr) Right-bound of [nth] index
ARYID'highof(expr) Upper-bound of [nth] index
ARYID'lowof(expr) Lower-bound of [nth] index
ARYID'range(expr) 'left down/to 'right
ARYID'reverse_range(expr) 'right down/to 'left
ARYID'lengthof(expr) Length of [nth] dimension
ARYID'ascendingof(expr) 'right >= 'left ?
SIGID'delayedof(expr) Delayed copy of signal
SIGID'stableof(expr) Signals event on signal
SIGID'quietof(expr) Signals activity on signal

```

SIGID'transaction{(expr)}

```

SIGID'event Toggles if signal active
SIGID'active Event on signal ?
SIGID'last_event Activity on signal ?
SIGID'last_active Time since last event
SIGID'last_value Value before last event
SIGID'driving Active driver predicate
SIGID'simple_name Value of driver
OBJID'instance_name Name of object
OBJID'path_name Pathname of object

```

#### 7. PREDEFINED TYPES

```

BOOLEAN True or false
INTEGER 32 or 64 bits
NATURAL Integers >= 0
POSITIVE Integers > 0
REAL Floating-point
BIT '0', '1'
BIT_VECTOR(NATURAL) Array of bits
7-bit ASCII 7-bit ASCII
CHARACTER Array of characters
STRING(POSITIVE) hr, min, sec, ms,
TIME us, ns, ps, fs
DELAY_LENGTH Time => 0

```

#### 8. PREDEFINED FUNCTIONS

```

NOW Returns current simulation time
DEALLOCATE(ACCESSYPOB,.) Deallocate dynamic object
FILE_OPEN((status), FILEID, string, mode) Open file
FILE_CLOSE(FILEID) Close file

```

#### 9. LEXICAL ELEMENTS

```

Identifier ::= letter { [underline] alphanumeric }
decimal literal ::= Integer [- Integer] [E[+|-] Integer]
based literal ::=
integer # hexint [, hexint] # [E[+|-] Integer]
bit string literal ::= B|O|X " hexint "
comment ::= - comment text

```

© 1995 Qualis Design Corporation. Permission to reproduce and distribute strictly verbatim copies of this document in whole is hereby granted.

Qualis Design Corporation

Beaverton, OR USA  
Phone: +1-503-531-0377 FAX: +1-503-629-5525  
E-mail: info@qualis.com

Also available: 1164 Packages Quick Reference Card  
Verilog HDL Quick Reference Card