

TEKNISKA HÖGSKOLAN I LINKÖPING

Institutionen för datavetenskap (IDA)

Zebo Peng och Petru Eles

Tentamen i kursen

TDTS 01 Datorstödd elektronikkonstruktion

(Examination on TDTS01 Computer Aided Design of Electronics)

2012-08-21, kl. 8-12

Hjälpmaterial:

Engelsk ordbok.

Supporting material:

English dictionary.

Poänggränser:

Maximal poäng är 40.

För godkänt krävs 20 poäng.

Points:

Maximum points: 40.

You need 20 points to pass the exam.

Jourhavande lärare (Teacher on duty):

Zebo Peng, tel. 070 258 2067 / 013-28 2067

Lycka till (Good Luck)!

Note: You can give the answers in English or Swedish.

1. What is the basic idea of the Capture-&-Simulate paradigm for electronic design? What are the advantages and disadvantages of this design paradigm? How does this design paradigm deal with the increasing complexity of electronic systems?

(3 p)


2. a) The two main tasks of high-level synthesis are operation scheduling and resource allocation. Describe briefly these two tasks. In which way are these two tasks dependent on each other?
b) Describe an approach to integrate scheduling and allocation in a single algorithm.

(4 p)

3. a) Describe the force-directed scheduling algorithm. Use a simple example to illustrate the basic idea of this algorithm.
b) What are the advantages and disadvantages of the force-directed scheduling algorithm?

(3 p)

4. a) For the variable lifetime chart shown in the following figure, use the left edge algorithm to obtain an efficient register allocation. You should show how you apply the algorithm step by step, not only giving the final result.



- b) Do you think you have obtained the optimal solution for the above register allocation problem? Why?

(3 p)

Note: You can give the answers in English or Swedish.

5. a) Describe the microcode-based approach for control-unit synthesis.
b) What are the differences between horizontal microcodes and vertical microcodes?
What are their respective features?

(3 p)

6. a) What are the basic ideas and principles of the Simulated Annealing (SA) algorithm?
b) Identify an optimization problem in high-level synthesis, formulate it formally, and discuss how it can be solved with the SA technique.

(4 p)

7. a) What are the main difficulties in testing modern integrated circuits?
b) Why is it important to take testability into account during the earlier design stages?

(2 p)

8. a) What are the Ad Hoc DFT techniques?
b) Discuss one Ad Hoc DFT technique in details and use a simple example to illustrate the advantages of this technique.

(3 p)

The VHDL Part:

9. Component configuration:
a) What is component configuration? Why is it needed?
b) We have discussed three ways to solve component configuration. Which are these three alternatives and how do they work?

(3 p)

10. What is special about guarded signals?

We have guarded signals of class register and bus. What is the difference between them?

(3 p)

11. What is a resolved signal? Why do we need a resolution function attached to such a signal?

Imagine you have an one bit bus to which several processes write. If one single process is writing to the bus, the bus carries the value written by that process. If zero, two or more processes are writing to the bus, the bus carries the value '0'.

Note: You can give the answers in English or Swedish.

Declare the signal representing the bus and specify the resolution function (give the VHDL code).

(3 p)

12. Consider that we are at simulation time 100ns and the driver of a signal S has the following content:

0	10	25
100 ns	115 ns	155 ns

The following two signal assignments are performed, one after the other, at the current simulation time of 100ns:


$S \leq 18$ **after** 20 ns, 2 **after** 45 ns, 5 **after** 65 ns, 10 **after** 110 ns, 25 **after** 135 ns;
 $S \leq$ **reject** 40 ns **inertial** 5 **after** 80 ns;

Indicate the content of the driver for signal S

- a) after the first signal assignment above;
 b) after the second signal assignment above.

(3 p)

13. Consider the signal X having the waveform as follows:



Draw the output waveform (Z) if X is applied at the input of a buffer element specified as:

- a) $Z \leq$ transport X after 15 ns
 b) $Z \leq X$ after 15 ns
 c) $Z \leq$ reject 7 ns inertial X after 25 ns

(3 p)



VHDL QUICK
REFERENCE CARD
REVISION 1.0

Grouping	[]	Optional
Repeated	[]	Alternative
As is	CAPS	User Identifier
VHDL-1993		
bold		
<i>italic</i>		

LIBRARY UNITS

```

[[use_clause]]
entity ID Is
generic {{ID : TYPEID [= expr];} |}
port {{ID : in | out TYPEID [= expr];} |}
[declaration]
[[begin
  {parallel_statement}]
end [entity] ENTITYID;
[[use_clause]]
architecture ID of ENTITYID;
begin
  {declaration}
  [[parallel_statement]]
end [architecture] ARCHID;
[[begin
  {parallel_statement}]
end [declaration]
[[use_clause]]
package ID Is
  {declaration}
end [package] PACKID;
[[use_clause]]
package body ID Is
  {declaration}
end [package body] PACKID;
[[use_clause]]
configuration ID of ENTITYID Is
  for ARCHID
    {{block_config | comp_config}}
  end for;
end [configuration] CONFID;
use_clause:=
library ID;
[[use LIBID.PKGID.all;]]
block_config:=
for LABELID
  {{block_config | comp_config}}
end for;

```

2. DECLARATIONS

2.1. TYPE DECLARATIONS

<pre> type ID is {ID,}; type ID is range number downto to number; type ID is array (range TYPEID,) of TYPEID SUBTYPEID; type ID is record {ID : TYPEID;}; end record; type ID is access TYPEID; type ID is file of TYPEID; subtype ID is [RESOLVECTID] TYPEID [range]; range ::= (Integer ENUMID) to downto (Integer ENUMID) (OBJID[reverse_]range) (TYPEID range <>) </pre>	<h3>3. EXPRESSIONS</h3> <p>expression ::=</p> <ul style="list-style-type: none"> (relation and relation) (relation or relation) (relation xor relation) <p>relation ::= shexpr [relop shexpr]</p> <p>shexpr ::= sexpr [shop sexpr]</p> <p>sexpr ::= [+ -] term {addop term}</p> <p>term ::= factor {mulop factor}</p> <p>factor ::= (prim [* prim]) (abs prim) (not prim)</p> <p>prim ::= literal OBJID OBJIDATTRID OBJID(expr, OBJID(range) {{choice {[choice]} => expr,}} FCTID([PARID =>] expr,)) TYPEID(expr TYPEID(expr) new TYPEID(expr)) (expr sexpr range) RECFID others</p> <p>choice ::=</p>
<h3>2. OTHER DECLARATIONS</h3> <pre> constant ID : TYPEID := expr; [shared] variable ID : TYPEID [= expr]; signal ID : TYPEID [= expr]; file ID : TYPEID (is_in out string); (open read_mode write_mode append_mode is string); alias ID : TYPEID is OBJID; attribute ID : TYPEID; attribute ATTRID of OBJID others] all : class is expr; class ::= entity architecture configuration procedure function package type subtype constant signal variable component label </pre>	<h3>3.1. OPERATORS, INCREASING PRECEDENCE</h3> <p>and or xor</p> <p>= / < <= > >= =></p> <p>shop srl sfa sra rol rot</p> <p>addop + - &</p> <p>mulop * / mod rem</p> <p>misop ** abs not</p>

```

comp_config:=
  for all [LABELID : COMPID]
    (use entity [LIBID].ENTITYID [! ARCHID])
      [[generic map ((GENID => expr ))]
       port map ((PORTID => SIGID | expr ));];
    [for ARCHID
      [[block_config | comp_config]]
    end for;
  end for;
  (use configuration [LIBID].CONFID
    [[generic map ((GENID => expr ))]
     port map ((PORTID => SIGID | expr ));];
  end for;

```

component ID [is]
 | generic ([ID : TYPEID [:= expr]];)
 | port ([ID : in | out | inout] TYPEID [:= expr];)
 | end component [COMPID];

[impure] function ID
 | [(constant | variable | signal) ID :
 in | out | inout] TYPEID [:= expr];)
 | return TYPEID [is]
 | begin
 {sequential_statement}
 | end [procedure] ID;
 | procedure ID ([constant | variable | signal] ID :
 in | out | inout] TYPEID [:= expr];)
 | [is begin
 {sequential_statement}
 | end [procedure] ID;
 | for LABELID others | all : COMPID use
 (entity [LIBID.]ENTITYID [(ARCHID)] |
 (configuration [LIBID.]CONFID)
 [generic map ((GENID => expr,))
 port map ((PORTID => SIGID | expr;))
 port map ((PORTID => SIGID | expr;))
 end for;);

comp_config :=
 for all [LABELID : COMPID]
 | use entity [LIBID.]ENTITYID [(ARCHID)]
 | [generic map ((GENID => expr,))]
 | port map ((PORTID => SIGID | expr;))
 | **[for ARCHID**
 | [block_config | comp_config]
 | **end for;**
 | **end for;**
 | **(use configuration [LIBID.]CONFID**
 | [generic map ((GENID => expr,))]
 | port map ((PORTID => SIGID | expr;))
 | **end for;**

DECLARATIONS

1.1. TYPE DECLARATIONS

type ID is ([ID];)
 type ID is range number downto number;
 type ID is array (range | TYPEID,) of
 | **TYPEID | SUBTypeID;**
 type ID is record
 | **ID : TYPEID;**
 end record;
 type ID is access TYPEID;
 type ID is file of TYPEID;
 subtype ID is [RESOLVFCTID] TYPEID [range];
 range ::=
 | **(integer | ENUMID to | downto**
 | **integer | ENUMID) (OBJID[reverse_range])**
 | **(TYPEID range =>)**

2. OTHER DECLARATIONS

3. EXPRESSIONS

expression ::=
 | **(relation and relation)**
 | **(relation or relation)**
 | **(relation xor relation)**
 relation ::=
 | **sheqr [relqr sheqr]**
 | **expr [shop sexpr]**
 sheqr ::=
 | **[+|-] term [addop term]**
 sexpr ::=
 | **factor [mulop factor]**
 term ::=
 | **(prim [* prim]) (abs prim) | (not prim)**

3. EXPRESSIONS

expression ::=	(relation and relation) (relation or relation) (relation xor relation)
relation ::=	sheexpr [relop shexpr] sexpr [shop sexpr]
sheexpr ::=	[+ -] term {addop term}
sexpr ::=	factor {mulop factor}
term ::=	(prim [*^* prim]) (abs prim) (not prim)
factor ::=	literal OBJID OBJID'ATTRID OBJID{expr,} OBJID{range} ((choice {!(choice !)}) expr,) FCTID{!PARID =>} expr, TYPEID{expr,} TYPEID(expr) new TYPEID{expr,} (expr,)
prim ::=	expr range RECFID others
choice ::=	and or xor = = < <= > => sll srl sfa str rol rot + - & * / mod rem
3.1. OPERATORS, INCREASING PRECEDENCE	

reproduce and distribute strictly verbatim copies of this document in whole or hereby granted.

See reverse side for additional information.

4. SEQUENTIAL STATEMENTS

```

wait [on {SIGID,}] [until expr] [for time];
assert expr;
report string [severity note | warning | error | failure];
report string [severity note | warning / error | failure];
SIGID <= [transport] [reject TIME inertial]
else; [expr [after time]] / unaffected when expr
[LABEL:] [postponed] with expr select
SIGID <= [transport] [reject TIME inertial]
[LABEL:] [postponed] [expr after time];
[LABEL:] [postponed] when choice {[choice]};
LABEL: COMPID
[[generic map ({GENID => expr,})]
port map ({PORTID => SIGID,});
LABEL: entity [LIBID,ENTITYID][ARCHID]
[[generic map ({GENID => expr,})]
port map ({PORTID => SIGID,});
LABEL: configuration [LIBID,ICONFIGID]
[[generic map ({GENID => expr,})]
port map ({PORTID => SIGID,});
LABEL: if expr generate
[[parallel_statement]];
end generate [LABEL];
LABEL: for ID in range generate
[[parallel_statement]];
end generate [LABEL];
[LABEL:] [case expr is
[when choice {[choice]} =>
[sequential_statement]];
end case [LABEL];
[LABEL:] [while expr] loop
[sequential_statement];
end loop [LABEL];
[LABEL:] for ID in range loop
[sequential_statement];
end loop [LABEL];
next [LOOPLBL] [when expr];
exit [LOOPLBL] [when expr];
return [expression];
null;

```

5. PARALLEL STATEMENTS

```

[LABEL:] block [s]
[generic ({ID : TYPEID});]
[generic map ({GENID => expr,})];
[port ({ID : in | out | inout TYPEID});]
[port map ({PORTID => SIGID | expr,})];
[declaration];
begin
[parallel_statement];
end block [LABEL];
[LABEL:] [postponed] process [{SIGID,}]
[declaration];
begin
[sequential_statement];
end [postponed] process [LABEL];
[LBL:] [postponed] PROCID([PARID =>] expr,);

```

4. SEQUENTIAL STATEMENTS
SIGID'transaction[expr] Toggles if signal active
SIGID'event Event on signal ?
SIGID'active Activity on signal ?
SIGID'last Time since last event
SIGID'last_active Time since last active
SIGID'last_value Value before last event
SIGID'driving Active driver predicate
SIGID'driving_value Value of driver
OBJID'simple_name Name of object
OBJID'instance_name Pathname of object
OBJID'path_name Pathname to object

5. PARALLEL STATEMENTS
SIGID <= [transport] [reject TIME inertial]

LABEL: [postponed] SIGID <=

LABEL: [expr [after time]] / unaffected when expr

LABEL: [postponed] with expr select

LABEL: [postponed] [expr after time];

LABEL: [postponed] [reject TIME inertial]

LABEL: [postponed] when choice {[choice]};

LABEL: COMPID

LABEL: entity [LIBID,ENTITYID][ARCHID]

LABEL: configuration [LIBID,ICONFIGID]

LABEL: if expr generate

LABEL: for ID in range generate

LABEL: while expr loop

LABEL: end loop [LABEL];

LABEL: next [LOOPLBL] [when expr];

LABEL: exit [LOOPLBL] [when expr];

LABEL: return [expression];

LABEL: null;

6. PREDEFINED ATTRIBUTES
TYPID'base Base type
TYPID'left Left bound value
TYPID'right Right-bound value
TYPID'high Upper-bound value
TYPID'low Lower-bound value
TYPID'pos(expr) Position within type
TYPID'val(expr) Value at position
TYPID'succ(expr) Next value in order
TYPID'prec(expr) Previous value in order
TYPID'leftof(expr) Value to the left in order
TYPID'rightof(expr) Value to the right in order
TYPID'ascending Ascending type predicate
TYPID'image(expr) String image of value.
TYPID'value(string) Value of string image
ARYID'left(expr) Left-bound of [n]th index
ARYID'right(expr) Right-bound of [n]th index
ARYID'low(expr) Lower-bound of [n]th index
ARYID'range(expr) 'left downto' right
ARYID'reverse_range(expr) 'right downto' left
ARYID'length(expr) Length of [n]th dimension
ARYID'ascending(expr) 'right' >= 'left' ?

7. PREDEFINED TYPES
BOOLEAN True or false
INTEGER 32 or 64 bits
NATURAL Integers >= 0
POSITIVE Integers > 0
REAL Floating-point
BIT '0', '1'
BIT_VECTOR(NATURAL) Array of bits
CHARACTER 7-bit ASCII
STRING(POSITIVE) Array of characters
TIME hr, min, sec, ms,
us, ns, ps, fs
DELAY_LENGTH Time => 0

8. PREDEFINED FUNCTIONS
NOW Returns current simulation time
DEALLOCATE(ACCSRESSTYPOBJ) Deallocate dynamic object
FILE_OPEN(status, FILEID, string, mode) Open file
FILE_CLOSE(FILEID) Close file

9. LEXICAL ELEMENTS
Identifier ::= letter {underline alphanumeric}
decimal literal ::= Integer [-] integer [E [+|-] integer]
based literal ::= integer # hexint [, hexint] # [E [+|-] integer]
bit string literal ::= B[0]X "hexint"
comment ::= -- comment text

© 1995 Qualis Design Corporation. Permission to
 reproduce and distribute strictly verbatim copies of this
 document in whole is hereby granted.

Qualis Design Corporation

Phone: +1-503-531-0377 FAX: +1-503-529-5525
 E-mail: info@qualis.com

Also available: 1164 Packages Quick Reference Card
 Verilog HDL Quick Reference Card