



Försättsblad till skriftlig tentamen vid Linköpings universitet

(fylls i av ansvarig)

Datum för tentamen	2012-05-23
Sal	TER 2
Tid	8 - 12
Kurskod	TDTS01
Provkod	Ten 1
Kursnamn/benämning	Datorstödd elektronik konstruktion
Institution	IDA
Antal uppgifter som ingår i tentamen	13
Antal sidor på tentamen (inkl. försättsbladet)	7
Jour/Kursansvarig	Zebu Peng
Telefon under skrivtid	070 258 2067
Besöker salen ca kl.	9:30
Kursadministratör (namn + tfnnr + mailadress)	Åsa Kärrman 287745760 , asa.karrman@lin.se
Tillåtna hjälpmmedel	Engelsk ordbok
Övrigt (exempel när resultat kan ses på webben, betygsgränser, visning, övriga salar tentan går i m.m.)	

TEKNISKA HÖGSKOLAN I LINKÖPING

Institutionen för datavetenskap (IDA)

Zebo Peng och Petru Eles

Tentamen i kursen

TDTS 01 Datorstödd elektronikkonstruktion

(Examination on TDTS01 Computer Aided Design of Electronics)

2012-05-23, kl. 8-12

Hjälpmaterial:

Engelsk ordbok.

Supporting material:

English dictionary.

Poänggränser:

Maximal poäng är 40.

För godkänt krävs 20 poäng.

Points:

Maximum points: 40.

You need 20 points to pass the exam.

Jourhavande lärare (Teacher on duty):

Zebo Peng, tel. 070 258 2067 / 013-28 2067

Lycka till (Good Luck)!

Note: You can give the answers in English or Swedish.

1. Give a short definition for each of the following terms:
 - a) Platform-based design.
 - b) Non-recurring engineering cost.
 - c) Single stuck-at faults.

(3 p)
2. a) What are the basic issues of high-level synthesis? Provide a short description for each of the issues.
b) Use the high-level synthesis problem to illustrate the basic idea of a transformational approach. What are the main advantages of such an approach?

(3 p)
3. a) Describe the force-directed scheduling algorithm.
b) Use a simple example to illustrate the basic idea of this algorithm.
c) What are the advantages and disadvantages of this algorithm?

(3 p)
4. a) Describe the microcode-based approach for control-unit synthesis.
b) What are the differences between horizontal microcodes and vertical microcodes? What are their respective features?

(3 p)
5. Give a complete ILP formulation of the resource-constrained scheduling problem.

(3 p)
6. a) What is a heuristic algorithm? What are the motivations of using such an algorithm?
b) Describe the basic principle of the Genetic algorithms.
c) Describe the three genetic operators that are used to generate new solutions in the next generation. Illustrate the operators with simple examples.

(4 p)

Note: You can give the answers in English or Swedish.

7. a) Why is it difficult to test modern chip which is implemented with mixed technologies?
b) Describe one technique which can be used to deal with testing of mixed technologies efficiently.

(3 p)

8. a) What is the basic principle of the scan technique?
b) What are the main advantages of using the full scan method?
c) Discuss the different overheads which are associated with the scan technique.

(3 p)

The VHDL Part:

9. The VHDL simulation cycle.

- a) Describe the successive steps of the cycle.
b) What do we call a delta cycle? When does such a cycle appear?

(3 p)

10. What is special about guarded signals?

We have guarded signals of class register and bus. What is the difference between them?

(3 p)

11. We have discussed the following design units a VHDL model is composed of: entity declaration, architecture body, configuration declaration.

Explain which aspect of the model (or of a part of the model) does each of them capture.
(What information regarding the model and its simulation do they carry?).

Illustrate by an example for each of them, considering a very simple circuit.

(3 p)

Note: You can give the answers in English or Swedish.

12. Consider that we are at simulation time 100ns and the driver of a signal S has the following content:

0	10	25
100 ns	115 ns	155 ns

The following two signal assignments are performed, one after the other, at the current simulation time of 100ns:

$S \Leftarrow 18$ after 20 ns, 2 after 45 ns, 5 after 65 ns, 10 after 110 ns, 25 after 135 ns;
 $S \Leftarrow \text{reject}$ 40 ns inertial 5 after 80 ns;

Indicate the content of the driver for signal S

- a) after the first signal assignment above;
 b) after the second signal assignment above.

(3 p)

13. Concurrent signal assignment and sequential signal assignment look very similar in their syntax. When is such an assignment interpreted as a sequential and when as a concurrent one?

Write two architecture bodies, each equivalent to the one below. For the first one use process statements with sensitivity lists; for the second one do not use any process statements but only signal assignments.

```

architecture EXAM of TENTA is
    signal S: BIT;
begin
    OR_GATE: process
    begin
        S<=X or Y after 1 ns;
        wait on X,Y;
    end process;
    INVERTER: process
    begin
        Z<=not S after 0.5 ns;
        wait on S;
    end process;
end EXAM;

```

(3 p)

QUALIS
DESIGN CORPORATION

VHDL QUICK REFERENCE CARD

REVISION 1.0

0 Grouping [] Optional
 {} Repeated .CAPS Alternative
bold As is User Identifier
italic VHDL-1993

1. LIBRARY UNITS

```
[use_clause]
entity ID is
[generic {[ID : TYPEID [= expr];]};]
port {[ID : In | out | inout TYPEID [= expr];]}
[declaration];
begin
[parallel_statement];
end [entity] ENTITYID;
[use_clause]
architecture ID of ENTITYID is
[declaration];
begin
[parallel_statement];
end [architecture] ARCHID;
[use_clause]
package ID is
[declaration];
end [package] PACKAGEID;
[use_clause]
package body ID is
[declaration];
end [package body] PACKAGEID;
[use_clause]
configuration ID of ENTITYID is
for ARCHID
[block_config | comp_config];
end for;
end [configuration] CONFIGID;
use_clause::=
library ID;
[[use LIBID,PKGID,all;]]
block config::=
for LABELID
[[block_config | comp_config]];
end for;
```

```
comp_config::=
for all | LABELID : COMPID
[use entity LIBID,ENTITYID {[ARCHID}]
[generic map {[GENID => expr;]};]
port map {[PORTID => SIGID | expr;]};]
[for ARCHID
[[block_config | comp_config];
end for];
end for;
[use configuration LIBID,ICONFIGID
[generic map {[GENID => expr;]};]
port map {[PCRTID => SIGID | expr;]};]
end for;
```

2. DECLARATIONS

2.1. TYPE DECLARATIONS

```
type ID is {[ID;];
type ID is range number downto | to number;
type ID is array {[range | TYPEID ,];
of TYPEID | SUBTYPEID;};
type ID is record
[ID : TYPEID];
end record;
type ID is access TYPEID;
type ID is file of TYPEID;
subtype ID is [RESOLVE]CTID TYPEID [range];
range ::= (integer | ENUMID to | downto
integer | ENUMID) | (OBJID[reverse_]range)
(TYPEID range =>);
range ::=
```

2.2. OTHER DECLARATIONS

```
constant ID : TYPEID := expr;
[shared] variable ID : TYPEID [= expr];
signal ID : TYPEID [= expr];
file ID : TYPEID (is in | out string) |
(open read, mode / write, mode
/ append, mode is string);
alias ID : TYPEID is OBJID;
attribute ID : TYPEID;
attribute ATTRID of OBJID | others | all : class
is expr;
class ::=
```

```
entity architecture | configuration |
procedure function | package type |
subtype | constant | signal | variable |
component | label
```

```
component ID [is]
generic {[ID : TYPEID [= expr];]};]
port {[ID : In | out | inout TYPEID [= expr];]}
end component [COMPID];
[import] function ID :
[[(constant | variable | signal) ID ;
in | out | inout TYPEID [= expr;]]]
return TYPEID [is
begin
[sequential_statement]
end [function] ID];
procedure ID[[(constant | variable | signal) ID :
in | out | inout TYPEID [= expr;]]]
begin
[sequential_statement]
end [procedure] ID;
for LABELID | others | all : COMPID use
(entity [LIBID,ENTITYID {[ARCHID}])
[configuration LIBID,ICONFIGID]
[generic map {[GENID => expr;]};]
port map {[PORTID => SIGID | expr;]};]
```

3. EXPRESSIONS

```
expression ::= [relation and relation]
[relation or relation]
[relation xor relation]
relation ::= shexpr [label shexpr]
shexpr ::= sexpr [stop sexpr]
sexpr ::= [+|-] term [addop term]
term ::= factor [mulop factor]
factor ::= (prim [** prim]) | (abs prim) | (not prim)
prim ::= literal OBJID | OBJID[ATTRID] | CBJID[expr;]
OBJID[range] | ([choice {[choice {[choice [= expr;]}]
FCTID[PARID =>] expr;]};] TYPEID[expr]
| FCTID[PARID =>] expr;] | new TYPEID[expr] | [expr]
| expr] |
sexpr | range | RECFD | others
choice ::=
```

3.1. OPERATORS, INCREASING PRECEDENCE

```
logop      and | or | xor
            = | = | < | <= | > | >=
relop      < | <= | > | >=
shop      + | - &
addop      * | / | mod | rem
mulop      ** | abs | not
miscop
```

© 1995 Qualis Design Corporation. Permission to reproduce and distribute strictly verbatim copies of this document in whole is hereby granted.

See reverse side for additional information.

4. SEQUENTIAL STATEMENTS

SEQUENTIAL STATEMENTS	
wait [on {SIGID,}] [until expr] [for time];	[report string] [severity note warning error failure];
assert expr;	[report string] [severity note warning error failure];
report string	{severity note warning error failure};
SIGID <- [transport] [reject TIME interval]	[expr [after time]];
VARD := expr;	[expr [after time]];
PROCEDURED([PORTID => expr,]);	
[LABEL] if expr then	
[sequential_statement]	
{if{if expr then	
[sequential_statement]}	
{else	
[sequential_statement]}	
end if [LABEL];	
[LABEL] case expr is	
{when choices [! choice]} =>	
[sequential_statement]}	
end case [LABEL];	
[LABEL] while expr loop	
[sequential_statement]	
end loop [LABEL];	
[LABEL] for ID in range loop	
[sequential_statement]	
end loop [LABEL];	
next [LOOPBL] [when expr];	
exit [LOOPBL] [when expr];	
return [expression];	
null;	
PARALLEL STATEMENTS	
[LABEL] block [s]	
[generic map ([GENID => expr,])	
[port ([ID : in out inout TYPEID]);	
[port map ([PORTID => SIGID expr,]);	
{declaration}]	
begin	
[parallel_statement]	
end block [LABEL];	
[LABEL] [postponed] process [[SIGID,]]	
[[declaration]]	
end [sequential_statement];	
end [postponed] process [LABEL];	
[LABEL] [postponed] PROCID([[PARD => expr,);	
begin	
[[sequential_statement]]	
end [postponed] process [SIGID];	
[[declaration]]	
begin	
[[sequential_statement]]	
end [postponed] process [SIGID];	
[[declaration]]	

SIGID'transaction[[expr]] To define if signal SIGID'

SIGID'D'event	Event on signal ?
SIGID'D'active	Activity on signal ?
SIGID'D'start_event	Time since last event
SIGID'D'last_active	Time since last active
SIGID'D'last_value	Value before last event
SIGID'D'driving	Active driver predicate
SIGID'D'driving_value	Value of driver
OBJ'D'simple_name	Name of object
OBJ'D'instance_name	Pathname of object
OBJ'D'path_name	Pathname to object
PREDEFINED TYPES	
BOOLEAN	True or false
INTEGER	32 or 64 bits
NATURAL	Integers >= 0
POSITIVE	Integers > 0
REAL	Floating-point
BIT	'0', '1'
BIT_VECTOR(NATURAL)	Array of bits
CHARACTER	7-bit ASCII
STRING(POSITIVE)	Array of characters
TIME	hr, min, sec, ms, us, ns, ps, fs
DELAY_LENGTH	Time => 0
PREDEFINED FUNCTIONS	
NOW	Returns current simulation time
DEALLOCATE(ACCESSION#POB#)	Deallocate dynamic object
FILE_OPEN([status], FILEID, string, mode)	Open file
FILE_CLOSE(FILEID)	Close file
3. LEXICAL ELEMENTS	
Identifier ::= letter [underscores] alphanumeric	
decimal literal ::= Integer [E[+ -] Integer]	
based literal ::= Identifier [hexint # E[+ -] Integer]	
bit string literal ::= B[0]IX `` hexint ''	
comment ::= ... - comment text	

© 1995 Austin Peay State University