



# Försättsblad till skriftlig

## tentamen vid Linköpings universitet

(fylls i av ansvarig)

Datum för tentamen	2010 - 08 - 23
Sal	TER 4
Tid	8 - 12
Kurskod	TOTS 01
Provkod	
Kursnamn/benämning	Datorstödd elektronikkonstruktion
Institution	IDA
Antal uppgifter som ingår i tentamen	13
Antal sidor på tentamen (inkl. försättsbladet)	7
Jour/Kursansvarig	Petru Eleu
Telefon under skrivtid	070 3681396 / 281396
Besöker salen ca kl.	10:00
Kursadministratör (namn + tfnnr + mailadress)	Madeleine Håger Dahlqvist 282360
Tillåtna hjälpmmedel	Engesk. ordbok
Övrigt (exempel när resultat kan ses på webben, betygsgränser, visning, övriga salar tentan går i m.m.)	

TEKNISKA HÖGSKOLAN I LINKÖPING

Institutionen för datavetenskap

Zebo Peng och Petru Eles

**Tentamen i kursen**

**TDTS 01 Datorstödd elektronikkonstruktion**

**(Examination on TDTS01 Computer Aided Design of Electronics)**

**2010-08-23, kl. 8-12**

**Hjälpmedel:**

Engelsk ordbok.

**Supporting material:**

English dictionary.

**Poänggränser:**

Maximal poäng är 40.

För godkänt krävs 20 poäng.

**Points:**

Maximum points: 40.

You need 20 points to pass the exam.

**Jourhavande lärare (Teacher on duty):**

Petru Eles, tel. 070-368 13 96 / 013-28 13 96

**Lycka till (Good Luck)!**

Note: You can give the answers in English or Swedish.

1. What is the basic idea of the Capture-&-Simulate paradigm for electronic design? What are advantages and disadvantages of this design approach? How does this design paradigm deal with the increasing complexity of electronic systems?

(3 p)

2. a) Describe the force-directed scheduling algorithm. Use a simple example to illustrate the basic idea of this algorithm.  
b) What are the advantages and disadvantages of the force-directed scheduling algorithm, respectively?

(3 p)

3. a) Define the clique partitioning problem.  
b) Which problems of high-level synthesis can be formulated as clique partitioning problems? How?  
c) Describe a technique that can be used to solve the clique partitioning problem.

(3 p)

4. a) Describe the microcode-based approach for control-unit synthesis.  
b) What are the differences between horizontal microcodes and vertical microcodes? What are their respective features?

(3 p)

5. a) What are the basic ideas and principles of the Simulated Annealing (SA) algorithm?  
b) What are the main advantages of using the SA algorithm, as compared with other optimization heuristics?  
b) Identify an optimization problem in high-level synthesis, formulate it formally, and discuss how it can be solved with the SA technique.

(5 p)

6. a) What are the different components of the test costs for electronic systems?  
b) Describe methods that can be used to reduce the different test costs.

(3 p)

Note: You can give the answers in English or Swedish.

7. a) What are the Ad Hoc DFT techniques?  
b) Discuss one Ad Hoc DFT technique in details and use a simple example to illustrate the advantages of this technique.

(3 p)

8. a) Discuss the store-and-generate technique in the context of BIST. What can it be used for?  
b) Give an example to show how this technique works.

(3 p)

The VHDL Part:

9. There is a great difference between the way signal values and variable values are updated in VHDL. What is the difference? Explain how a new value is attached to a signal, according to the VHDL simulation semantics.

(3 p)

10. Component configuration.

a) What is component configuration? Why is it needed?

b) We have discussed three ways to solve component configuration. Which are these three alternatives and how do they work?

(3 p)

11. What is a resolved signal? Why do we need a resolution function attached to such a signal?

Imagine you have an one bit bus to which several processes write. If one single process is writing to the bus, the bus carries the value written by that process. If zero, two or more processes are writing to the bus, the bus carries the value '0'.

Declare the signal representing the bus and specify the resolution function (give the VHDL code).

(3 p)

Note: You can give the answers in English or Swedish.


12. Concurrent signal assignment and sequential signal assignment look very similar in their syntax. When is such an assignment interpreted as a sequential and when as a concurrent one?

Write an architecture body which is equivalent to the one below, using no process statements but only signal assignments.

```
architecture EXAM of TENTA is
    signal S: BIT;
begin
    OR_GATE: process
    begin
        S<=X or Y after 1 ns;
        wait on X,Y;
    end process;
    INVERTER: process
    begin
        Z<=not S after 0.5 ns;
        wait on S;
    end process;
end EXAM;
```

(2 p)

13. In the figure below you see how a full adder is built out of two half adders and an OR gate.



- a) Give the entity declarations corresponding to the half adder, the OR gate and the full adder.

- b) Give the architecture body corresponding to a structural specification of the full adder.

(3 p)

## VHDL QUICK REFERENCE CARD

### REVISION 1.0

**0**      [ ]      Optional  
Grouping    Repeated    Alternative  
**0**      CAPS      User identifier  
*bold*     As is  
*italic*    VHDL-1993

#### 1. LIBRARY UNITS

[use\_clause]  
entity ID is  
[generic {[ID : TYPEID := expr]}];  
[port {[ID : In | out | inout TYPEID := expr]}];  
[for ARCHID  
[block\_config | comp\_config];  
end for;]  
[use\_configuration {[LIBID.]CONFID  
port map {[PORTID => SIGID | expr]}];  
end for;

#### 2. DECLARATIONS

##### 2.1. TYPE DECLARATIONS

type ID is ({ID});  
type ID is range number downto | to number;  
type ID is array (range | TYPEID);  
of TYPEID | SUBTypeID;  
type ID is record  
[ID : TYPEID];  
end record;  
type ID is access TYPEID;  
type ID is file of TYPEID;  
subtype ID is [RESOLVFCTID] TYPEID [range];  
range ::= (integer | ENUMID) to | downto  
integer ENUMID | (OBJID[reverse\_]range)|  
(TYPEID range =>)  
[declaration]

##### 2.2. OTHER DECLARATIONS

constant ID : TYPEID := expr;  
[shared] variable ID : TYPEID := expr;  
signal ID : TYPEID [= expr];  
file ID : TYPEID (is In | out string);  
[open read\_mode / write\_mode  
/ append\_mode is string];  
alias ID : TYPEID is OBJID;  
attribute ID : TYPEID;  
attribute ATTRID of OBJID | others all : class  
is expr;  
class ::= entity | architecture | configuration |  
procedure | function | package | type |  
subtype | constant | signal | variable |  
component | label

comp\_config ::=  
for all | LABELID : COMPID  
(use entity [LIBID.]ENTITIID [[ARCHID]]  
[generic map {[GENID => expr, }];  
Port map {[PORTID => SIGID | expr]}];  
for ARCHID  
[block\_config | comp\_config];  
end for;]  
[use Configuration {[LIBID.]CONFID  
port map {[PORTID => SIGID | expr]}];  
end for;

component ID [is]  
[generic {[ID : TYPEID [= expr]}];  
port {[ID : In | out | inout TYPEID [= expr]}];  
end component [COMPID];  
[Impure function ID  
[In | out | inout TYPEID [= expr]]];  
return TYPEID [is]  
begin  
[sequential\_statement]  
end [function] ID;  
procedure ID {[constant | variable | signal] ID :  
In | out | inout TYPEID [= expr]}];  
[sequential\_statement]  
end [procedure] ID;

[is begin  
[sequential\_statement]  
end [procedure] ID];  
for LABELID | others all : COMPID use  
entity [LIBID.]ENTITYID [[ARCHID]] |  
[configuration {[LIBID.]CONFID)  
[generic map {[GENID => expr, }];  
port map {[PORTID => SIGID | expr, }];  
3. EXPRESSIONS

expression ::=  
(relation and relation) |  
(relation or relation) |  
(relation xor relation)  
relation ::= sexpr [relop sexpr]  
sexpr ::= sexpr [stop sexpr]  
sexpr ::= [+|-] term [addop term]  
term ::= factor {mulop factor}  
factor ::= (prim [\*\* prim]) | (abs prim) | (not prim)  
prim ::= literal | OBJID | OBJID[ATTRID] | OBJID(expr, )  
| OBJID(range) | ((choice {[choice] =>} expr))  
| FCTID[[PARID =>] expr, ] | TYPEID(expr, )  
| TYPEID(expr) | NEW TYPEID(expr) | (expr)  
choice ::= sexpr | range | RECFID | others

#### 3.1. OPERATORS, INCREASING PRECEDENCE

logop and | or | xor  
relop = | = | < | <= | > | >= |  
shop s! | s! | s! | s# | s# | r# | r#  
addop + | - | &  
mulop \* | / | mod | rem  
miscopt \*\* | abs | not

© 1995 Qualis Design Corporation. Permission to  
reproduce and distribute strictly verbatim copies of this  
document in whole is hereby granted.

See reverse side for additional information.

## 4. SEQUENTIAL STATEMENTS

```

wait [on {SIGID,}] [until expr] [for time];
assert expr
[report string] [severity note | warning |
error | failure];

[LABEL:] [postponed] assert expr
[report string] [severity note | warning |
error | failure];

[LABEL:] [postponed] SIGID <=
[transport] | [reject TIME Inertial]
[expr [after time]] / unaffected when expr
else] {expr [after time]} | unaffected;
[LABEL:] [postponed] with expr select
SIGID <= [transport] | [reject TIME Inertial]
[expr [after time]] |
unaffected when choice {[I choice]};

LABEL: COMPID
[[generic map ({GENID => expr,})]
port map ({PORTID => SIGID,});]

LABEL: entity [LIBID,ENTTYPID {[ARCHID]}
[[generic map ({GENID => expr,})]
port map ({PORTID => SIGID,});]

LABEL: configuration [LIBID,CONFID
[[generic map ({GENID => expr,})
port map ({PORTID => SIGID,});]

LABEL: If expr generate
[parallel statement]
end generate [LABEL];
LABEL: for ID in range generate
[parallel statement]
end generate [LABEL];
[LABEL:] [while expr] loop
[sequential statement]
end loop [LABEL];
[LABEL:] for ID in range loop
[sequential statement]
end loop [LABEL];
next [LOOPLBL] [when expr];
exit [LOOPLBL] [when expr];
return [expression];
null;

[LABEL:] block [s]
[generic ({ID : TYPEID});
[generic map ({GENID => expr,})];
[port ({ID : in | out | inout TYPEID});
[port map ({PORTID => SIGID | expr,});]
[declaration]];
begin
[parallel statement]
end block [LABEL];
[LABEL:] [postponed] process [{SIGID,}]
[declaration];
begin
[sequential statement]
end [postponed] process [LABEL];
[LBL:] [postponed] PROCID([[PARID => ]expr,]);

```

## 5. PARALLEL STATEMENTS

```

SIGID'D'transaction([expr]) Toggles if signal active
SIGID'D'event Event on signal ?
SIGID'D'active Activity on signal ?
SIGID'D'last_event Time since last event
SIGID'D'last_active Time since last active
SIGID'D'last_value Value before last event
SIGID'D'driving Active driver predicate
SIGID'D'driving_value Value of driver
OB,JID'simple_name Name of object
OB,JID'instance_name Pathname of object
OB,JID'path_name Pathname to object

```

## 7. PREDEFINED TYPES

BOOLEAN	True or false
INTEGER	32 or 64 bits
NATURAL	Integers >= 0
POSITIVE	Integers > 0
REAL	Floating-point
BIT	'0', '1'
BIT_VECTOR(NATURAL)	Array of bits
CHARACTER	7-bit ASCII
STRING(POSITIVE)	Array of characters
TIME	hr, min, sec, ms, us, ns, ps, fs Time => 0

## 8. PREDEFINED FUNCTIONS

NOW	Returns current simulation time
DEALLOCATE(ACCESSSTYPOBJ)	Deallocate dynamic object
FILE_OPEN(status, FILEID, string, mode)	Open file
FILE_CLOSE(FILEID)	Close file

## 9. LEXICAL ELEMENTS

Identifier ::= letter { [underline] alphanumeric }	
decimal literal ::= integer [. integer] [E[+ -] integer]	
based literal ::=	
integer # hexint [, hexint] # [E[+ -] integer]	
bit string literal ::= B O X " hexint "	
comment ::= -- comment text	

© 1995 Qualis Design Corporation. Permission to reproduce and distribute strictly verbatim copies of this document in whole is hereby granted.

**Qualis Design Corporation**

Beaverton, OR USA

Phone: +1-503-531-0377 FAX: +1-503-629-5525

E-mail: info@qualis.com

Also available: 1164 Packages Quick Reference Card  
Verilog HDL Quick Reference Card