



Försättsblad till skriftlig tentamen vid Linköpings universitet

(fylls i av ansvarig)

Datum för tentamen	100609
Sal	T1
Tid	14-18
Kurskod	TDT501
Provkod	TEN1
Kursnamn/benämning	Datorstödd elektronikkonstruktion
Institution	IDA
Antal uppgifter som ingår i tentamen	13
Antal sidor på tentamen (inkl. försättsbladet)	7
Jour/Kursansvarig	Zebo Peng
Telefon under skrivtid	0702582067 / 282067
Besöker salen ca kl.	15:30
Kursadministratör (namn + tfnr + mailadress)	Madeleine Häger Dahlqvist 282360 madha@ida.liu.se
Tillåtna hjälpmedel	Engelsk-svensk eller svensk-engelsk ordbok
Övrigt (exempel när resultat kan ses på webben, betygsgränser, visning, övriga salar tentan går i m.m.)	

Tentamen i kursen

TDTS 01 Datorstödd elektronikkonstruktion

(Examination on TDTS01 Computer Aided Design of Electronics)

2010-06-09, kl. 14-18

Hjälpmedel (Supporting material):

Engelsk-svensk eller svensk-engelsk ordbok. (You are only allowed to bring an English/Swedish dictionary to the examination.)

Poänggränser (Points):

Maximal poäng är 40. För godkänt krävs 20 poäng. (The examination gives maximally 40 points. You need 20 points to pass.)

Jourhavande lärare (Teacher on duty):

Zebo Peng, tel. 0702582067 / 013-282067

Lycka till (Good Luck)!

Note: You can give the answers in English or Swedish.

1. Give a short definition for each of the following terms:

- a) Gajski's Y-chart.
- b) Platform-based design.
- c) Clique partitioning.
- d) Single stuck-at faults.

(4 p)


2. a) Discuss briefly the Describe-and-synthesize paradigm for electronic design. What are the advantages and disadvantages of this design paradigm?

b) What are the basic issues of high-level synthesis? Please provide a short description for each of the issues.

c) Use the high-level synthesis problem to illustrate the basic idea of a transformational approach. What are the main advantages of such an approach?

(5 p)

3. a) For the variable lifetime chart shown in the following figure, use the left edge algorithm to obtain an efficient register allocation. You should show how you apply the algorithm step by step, not only giving the final result.



b) Do you think you have obtained the optimal solution for the above register allocation problem? Why?

(3 p)

Note: You can give the answers in English or Swedish.

4.
 - a) Define the concept of vertical microcodes.
 - b) One problem with the vertical microcode is that it may not support the concurrent operations specified in the original controller. Why do we have this problem?
 - c) Describe the different methods that can be used to address the problem stated in (b).

(3 p)

5. Give a complete ILP formulation of the resource-constrained scheduling problem.

(3 p)

6. What does it mean by partial scan? What are advantages and disadvantages of using the partial scan technique?

(2 p)

7.
 - a) Why is it difficult to test modern chip which is implemented with mixed technologies?
 - b) Describe one technique which can be used to deal with testing of mixed technologies efficiently.

(3 p)

8.
 - a) Define the concept of pseudo-random test patterns. What hardware component can be used to generate such patterns?
 - b) What is a signature (in the context of BIST)? Why is it used?

(3 p)

The VHDL Part:

9. There is a great difference between the way signal values and variable values are updated in VHDL. What is the difference? Explain how a new value is attached to a signal, according to the VHDL simulation semantics.

(3 p)

10. What is special about guarded signals?
We have guarded signals of class register and bus. What is the difference between them?

(3 p)

Note: You can give the answers in English or Swedish.

11. Component configuration.

- What is component configuration? Why is it needed.
- We have discussed three ways to solve component configuration. Which are these three alternatives and how do they work?


(3 p)

12. The generate statement. When is it useful?

Give an example showing the efficiency of using the generate statement.

(2 p)

13. Consider the signal X having the waveform as follows:



Draw the output waveform (Z) if X is applied at the input of a buffer element specified as:

- $Z \leq \text{transport } X \text{ after } 15 \text{ ns}$
- $Z \leq X \text{ after } 15 \text{ ns}$
- $Z \leq \text{reject } 7 \text{ ns inertial } X \text{ after } 25 \text{ ns}$

(3 p)

VHDL QUICK REFERENCE CARD REVISION 1.0

0	Grouping	[]	Optional
{}	Repeated		Alternative
	As is	CAPS	User Identifier
<i></i>	Italic	VHDL-1993	

1. LIBRARY UNITS

```

[use_clause]
entity ID is
[generic ((ID : TYPEID [= expr]);)]
[port ((ID : in | out | inout TYPEID [= expr]);)]
[declaration]
begin
{parallel_statement}
end [entity] ENTITYID;
[use_clause]
architecture ID of ENTITYID is
[declaration]
begin
[parallel_statement]
end [architecture] ARCHID;
[use_clause]
package ID is
[declaration]
end [package] PACKID;
[use_clause]
package body ID is
[declaration]
end [package body] PACKID;
[use_clause]
configuration ID of ENTITYID is
for ARCHID
[block_config | comp_config]
end for;
end [configuration] CONFID;
use_clause ::=
library ID;
[use LIBID.PKGID.all;]
block_config ::=
for LABELID
[block_config | comp_config]
end for;

```

```

comp_config ::=
for all [LABELID : COMPID
(use entity [LIBID.ENTITYID [(ARCHID)]]
[generic map ((GENID => expr ,)]
port map ((PORTID => SIGID | expr ,)]);
for ARCHID
[block_config | comp_config]
end for;
(use configuration [LIBID.CONFID
[generic map ((GENID => expr ,)]
port map ((PORTID => SIGID | expr ,)]);
end for;

```

2. DECLARATIONS

2.1. TYPE DECLARATIONS

```

type ID is ((ID ,) );
type ID is range number downto | to number;
type ID is array ( (range | TYPEID ,)
of TYPEID | SUBTYPEID;
type ID is record
(ID : TYPEID;
end record;
type ID is access TYPEID;
type ID is file of TYPEID;
subtype ID is [RESOLVFCTID] TYPEID [range];
range ::=
(integer | ENUMID to | downto
integer | ENUMID) | (OBJID[reverse_range] |
TYPEID range <>)

```

2.2. OTHER DECLARATIONS

```

constant ID : TYPEID := expr;
[shared] variable ID : TYPEID [= expr];
signal ID : TYPEID [= expr];
file ID : TYPEID (is in | out string; |
open read_mode | write_mode
/ append_mode is string);
alias ID : TYPEID is OBJID;
attribute ID : TYPEID;
attribute ATTRID of OBJID | others | all : class
is expr;
class ::=
entity | architecture | configuration |
procedure | function | package | type |
subtype | constant | signal | variable |
component | label

```

```

component ID [is]
[generic ((ID : TYPEID [= expr]);)]
[port ((ID : in | out | inout TYPEID [= expr]);)]
end component [COMP/ID];
[impure] function ID
(( [constant | variable | signal] ID :
in | out | inout TYPEID [= expr]);)
return TYPEID [is
begin
(sequence_statement)
end [function] ID];
procedure ID(((constant | variable | signal] ID :
in | out | inout TYPEID [= expr]);))
[is begin
(sequence_statement)
end [procedure] ID];
for LABELID | others | all : COMPID use
(entity [LIBID.ENTITYID [(ARCHID)]] |
(configuration [LIBID.CONFID]
[generic map ((GENID => expr ,)]
port map ((PORTID => SIGID | expr ,) );)

```

3. EXPRESSIONS

```

expression ::=
(relation and relation) |
(relation or relation) |
(relation xor relation)
relation ::=
shexpr [relop shexpr]
shexpr ::=
shopr [shop shopr]
shopr ::=
[+|-] term [addop term]
term ::=
factor [mulop factor]
factor ::=
(prim [** prim]) | (abs prim) | (not prim)
prim ::=
literal | OBJID | OBJID/ATTRID | OBJID(expr);
| OBJID(range) | ((choice [choice] =>) expr);
| FCTID([PARID =>] expr); | TYPEID(expr) |
TYPEID(expr) | new TYPEID(expr) | (expr)
choice ::=
shopr | range | RECFID | others

```

3.1. OPERATORS, INCREASING PRECEDENCE

```

logop      and | or | xor
relop     = | /= | < | <= | > | >=
shop      sh / srl / sla / sra / rol / ror
addop     + | - | &
mulop     * | / | mod | rem
miscop    ** | abs | not

```

© 1995 Qualis Design Corporation. Permission to reproduce and distribute strictly verbatim copies of this document in whole is hereby granted.

See reverse side for additional information.

4. SEQUENTIAL STATEMENTS

```
wait [on (SIGID,)] [until expr] [for time];
assert expr
[report string] [severity note | warning |
error | failure];
report string
[severity note | warning | error |
failure];
SIGID <=> [transport] | [reject TIME inertial]
{expr [after time]};
VARID := expr;
PROCEDUREID(((PARID =>) expr,));
[LABEL:] if expr then
{sequential_statement}
[elsif expr then
{sequential_statement}]
[else
{sequential_statement}]
end if [LABEL:];
[LABEL:] case expr is
{when choice [[ choice]] =>
{sequential_statement}}
end case [LABEL:];
[LABEL:] [while expr] loop
{sequential_statement}
end loop [LABEL:];
[LABEL:] for ID in range loop
{sequential_statement}
end loop [LABEL:];
next [LOOPLBL] [when expr];
exit [LOOPLBL] [when expr];
return [expression];
null;
5. PARALLEL STATEMENTS
[LABEL:] block [is]
{generic ( (ID : TYPEID) : )}
{port ( (ID : in | out | inout TYPEID) )};
{declaration}
begin
[[parallel_statement]]
end block [LABEL:];
[LABEL:] [postponed] process [( (SIGID, ) )]
{declaration}
begin
[[sequential_statement]]
end [postponed] process [LABEL:];
[LABEL:] [postponed] PROCID(((PARID =>) expr,));
```

```
[LABEL:] [postponed] assert expr
[report string] [severity note | warning |
error | failure];
[LABEL:] [postponed] SIGID <=>
[transport] | [reject TIME inertial]
{[expr [after time]] / unaffected when expr
else} {expr [after time]} | unaffected;
[LABEL:] [postponed] with expr select
SIGID <=> [transport] | [reject TIME inertial]
{[expr [after time]]};
unaffected when choice [[ choice]];
LABEL: COMPID
[[generic map ( (GENID => expr, ) )]
port map ( (PORTID => SIGID, ) )];
LABEL: entity [LIBID,] ENTITYID [(ARCHID)]
[[generic map ( (GENID => expr, ) )]
port map ( (PORTID => SIGID, ) )];
LABEL: configuration [LIBID,] CONFID
[[generic map ( (GENID => expr, ) )]
port map ( (PORTID => SIGID, ) )];
LABEL: if expr generate
[[parallel_statement]]
end generate [LABEL:];
LABEL: for ID in range generate
[[parallel_statement]]
end generate [LABEL:];
```

6. PREDEFINED ATTRIBUTES

TYPID'base	Base type
TYPID'left	Left bound value
TYPID'right	Right-bound value
TYPID'high	Upper-bound value
TYPID'low	Lower-bound value
TYPID'pos(expr)	Position within type
TYPID'val(expr)	Value at position
TYPID'succ(expr)	Next value in order
TYPID'prec(expr)	Previous value in order
TYPID'leftof(expr)	Value to the left in order
TYPID'rightof(expr)	Value to the right in order
TYPID'ascending	Ascending type predicate
TYPID'image(expr)	String image of value.
TYPID'value(string)	Value of string image
ARYID'left(expr)	Left-bound of [nth] index
ARYID'right(expr)	Right-bound of [nth] index
ARYID'high(expr)	Upper-bound of [nth] index
ARYID'low(expr)	Lower-bound of [nth] index
ARYID'range(expr)	'left down/to 'right
ARYID'reverse_range(expr)	'right down/to 'left
ARYID'length(expr)	Length of [nth] dimension
ARYID'ascending(expr)	'right >= 'left ?
SIGID'delayed(expr)	Delayed copy of signal
SIGID'stable(expr)	Signals event on signal
SIGID'quiet(expr)	Signals activity on signal

```
SIGID'transaction((expr))
Toggles if signal active
Event on signal ?
Activity on signal ?
Time since last event
Time since last active
Value before last event
Active driver predicate
Value of driver
Name of object
Pathname of object
Pathname to object
```

7. PREDEFINED TYPES

BOOLEAN	True or false
INTEGER	32 or 64 bits
NATURAL	Integers >= 0
POSITIVE	Integers > 0
REAL	Floating-point
BIT	'0', '1'
BIT_VECTOR(NATURAL)	Array of bits
CHARACTER	7-bit ASCII
STRING(POSITIVE)	Array of characters
TIME	hr, min, sec, ms, us, ns, ps, fs
DELAY_LENGTH	Time => 0

8. PREDEFINED FUNCTIONS

NOW	Returns current simulation time
DEALLOCATE(ACCESS_TPOBJ)	Deallocate dynamic object
FILE_OPEN(status, FILEID, string, mode)	Open file
FILE_CLOSE(FILEID)	Close file

9. LEXICAL ELEMENTS

Identifier ::= letter { [underline] alphanumeric }
decimal literal ::= integer [. integer] [E + -] integer
based literal ::= integer # hexint [. hexint] # [E + -] integer
bit string literal ::= B O X " hexint "
comment ::= -- comment text

© 1995 Qualis Design Corporation. Permission to reproduce and distribute strictly verbatim copies of this document in whole is hereby granted.

Qualis Design Corporation

Beaverton, OR USA
Phone: +1-503-531-0377 FAX: +1-503-629-5525
E-mail: info@qualis.com

Also available: 1164 Packages Quick Reference Card
Verilog HDL Quick Reference Card