



# Försättsblad till skriftlig tentamen vid Linköpings universitet

(fylls i av ansvarig)

<b>Datum för tentamen</b>	100312
<b>Sal</b>	41, 43, 44
<b>Tid</b>	14-18
<b>Kurskod</b>	TbTS 01
<b>Provkod</b>	TEN1
<b>Kursnamn/benämning</b>	Datorstödd elektronikkonstruktion
<b>Institution</b>	IDA
<b>Antal uppgifter som ingår i tentamen</b>	13
<b>Antal sidor på tentamen (inkl. försättsbladet)</b>	7
<b>Jour/Kursansvarig</b>	Dimitar Nikolov
<b>Telefon under skrivtid</b>	0700794983
<b>Besöker salen ca kl.</b>	15:30
<b>Kursadministratör (namn + tfnr + mailadress)</b>	Madeleine Håger Dahlqvist madha@ida.liu.se tel. 2360
<b>Tillåtna hjälpmedel</b>	Engelsk-svensk eller Svensk-engelsk ordbok.
<b>Övrigt (exempel när resultat kan ses på webben, betygsgränser, visning, övriga salar tentan går i m.m.)</b>	
<b>Vilken typ av papper ska användas, rutigt eller linjerat</b>	
<b>Antal exemplar i påsen</b>	

TEKNISKA HÖGSKOLAN I LINKÖPING  
Institutionen för datavetenskap  
Zebo Peng och Petru Eles

## **Tentamen i kursen**

### **TDTS 01 Datorstödd elektronikkonstruktion**

**(Examination on TDTS01 Computer Aided Design of Electronics)**

**2010-03-12, kl. 14-18**

#### **Hjälpmedel (Supporting material):**

Engelsk-svensk eller svensk-engelsk ordbok. (You are only allowed to bring an English/Swedish dictionary to the examination.)

#### **Poänggränser (Points):**

Maximal poäng är 40. För godkänt krävs 20 poäng. (The examination gives maximally 40 points. You need 20 points to pass.)

#### **Jourhavande lärare (Teacher on duty):**

Dimitar Nikolov, tel 013-281970 / 0700794983

**Lycka till (Good Luck)!**

Note: You can give the answers in English or Swedish.

1. Give a short definition for each of the following terms:

- a) Core-based design.
- b) Data-path allocation.
- c) Redundant faults.

(3 p)

2. What are the basic idea and main features of the Capture-and-Simulate paradigm for electronic design? What are advantages and disadvantages of this design paradigm? How does this design paradigm deal with the increasing complexity of electronic systems?

(3 p)

3. Consider the following VHDL code:

```
entity EXAM is
  port (A, B, C, D, E, F, G: in INTEGER;
        X, Y: out INTEGER);
end EXAM;

architecture HIGH-LEVEL of EXAM is
begin
  X <= C*D+D*E*G+F*(A+B);
  Y <= (A*B+C*D)*G+F;
end HIGH-LEVEL;
```

- a) Draw a data flow graph to capture the above design.
- b) Derive a list schedule, assuming that there are one adder and two multipliers. You can choose a priority function which is appropriate for this purpose. Illustrate at least in a step how the priority function is used.
- c) Is your schedule, generated with the list scheduling algorithm, an optimal one for this example? Why?

(4 p)

4. a) Define briefly the horizontal and vertical microcodes, respectively. What are the difference between them?  
b) What are the advantages and disadvantages of the horizontal and vertical microcodes, respectively?

(3 p)

5. a) What is a heuristic algorithm? What are the motivations of using such an algorithm?  
b) How can heuristic algorithms be classified? Give an example for each group of heuristic algorithms according to your classification scheme.

(3 p)

Note: You can give the answers in English or Swedish.

6. a) What is the Branch-and-Bound technique? Describe the main features of this technique.  
b) Illustrate the Branch-and-Bound technique with an example.

(3 p)

7. a) What is the single stack-at (SSA) fault model? What are the advantages of this model?  
b) Are there any disadvantages of using this fault model? What are they?

(3 p)

8. a) What are the main advantages of the built-in self-test (BIST) technique?  
b) What is a signature (in the context of BIST)? Why is it used?  
c) What does it mean by pseudo-exhaustive testing? How does it work?

(3 p)

The VHDL Part:

9. The VHDL simulation cycle.  
a) Describe the successive steps of the cycle.  
b) What do we call a delta cycle? When does such a cycle appear?

(3 p)

10. What is special about guarded signals?  
We have guarded signals of class register and bus. What is the difference between them?

(3 p)

11. We have discussed the following design units a VHDL model is composed of: entity declaration, architecture body, configuration declaration.

Explain which aspect of the model (or of a part of the model) does each of them capture. (What information regarding the model and its simulation do they carry?).

Illustrate by an example for each of them, considering a very simple circuit.

(3 p)

Note: You can give the answers in English or Swedish.


12. Concurrent signal assignment and sequential signal assignment look very similar in their syntax. When is such an assignment interpreted as a sequential and when as a concurrent one?

Write two architecture bodies, each equivalent to the one below. For the first one use process statements with sensitivity lists; for the second one do not use any process statements but only signal assignments.

```
architecture EXAM of TENTA is
    signal S: BIT;
begin
    OR_GATE: process
    begin
        S<=X or Y after 1 ns;
        wait on X,Y;
    end process;
    INVERTER: process
    begin
        Z<=not S after 0.5 ns;
        wait on S;
    end process;
end EXAM;
```

(3 p)

13. Consider the signal X having the waveform as follows:



Draw the output waveform (Z) if X is applied at the input of a buffer element specified as:

- $Z \leq \text{transport } X$  after 15 ns
- $Z \leq X$  after 15 ns
- $Z \leq \text{reject } 7 \text{ ns inertial } X$  after 25 ns

(3 p)

## VHDL QUICK REFERENCE CARD REVISION 1.0

0	Grouping	[ ]	Optional
{ }	Repeated		Alternative
<b></b>	As is	CAPS	User Identifier
<i></i>	VHDL-1993		

### 1. LIBRARY UNITS

```

[use_clause]
entity ID is
  [generic ((ID : TYPEID [= expr]);)]
  [port ((ID : in | out | inout TYPEID [= expr]);)]
  [declaration]
begin
  [parallel_statement]
end [entity] ENTITYID;
[use_clause]
architecture ID of ENTITYID is
  [declaration]
begin
  [parallel_statement]
end [architecture] ARCHID;
[use_clause]
package ID is
  [declaration]
end [package] PACKID;
[use_clause]
package body ID is
  [declaration]
end [package body] PACKID;
[use_clause]
configuration ID of ENTITYID is
  for ARCHID
    [block_config | comp_config]
  end for;
end [configuration] CONFID;
use_clause:=
library ID;
[use LIBID.PKGID.at;]
block_config:=
  for LABELID
    [block_config | comp_config]
  end for;

```

```

comp_config:=
  for all | LABELID : COMPID
    (use entity [LIBID.]ENTITYID ([ ARCHID ]))
    [generic map ((GENID => expr_i))]
    port map ((PORTID => SIGID | expr_i));
  [for ARCHID
    [block_config | comp_config]
  end for;]
  end for;]
  (use configuration [LIBID.]CONFID
  [generic map ((GENID => expr_i))]
  port map ((PORTID => SIGID | expr_i));]
  end for;]

```

### 2. DECLARATIONS

#### 2.1. TYPE DECLARATIONS

```

type ID is ( {ID_i} );
type ID is range number downto | to number;
type ID is array ( {range | TYPEID_i}
  of TYPEID | SUBTYPEID;
type ID is record
  (ID : TYPEID);
end record;
type ID is access TYPEID;
type ID is file of TYPEID;
subtype ID is [RESOLVCTID] TYPEID [range];
range :=
  (integer | ENUMID to | downto
  integer | ENUMID) | (OBJID/[reverse_range] |
  (TYPEID range <>))

```

#### 2.2. OTHER DECLARATIONS

```

constant ID : TYPEID := expr;
[shared] variable ID : TYPEID [= expr];
signal ID : TYPEID [= expr];
file ID : TYPEID (is in | out string; |
  (open read_mode | write_mode
  / append_mode is string)
alias ID : TYPEID is OBJID;
attribute ID : TYPEID;
attribute ATTRID of OBJID | others | all : class
  is expr;
class :=
  entity | architecture | configuration |
  procedure | function | package | type |
  subtype | constant | signal | variable |
  component | label

```

```

component ID [(s)
  [generic ((ID : TYPEID [= expr]);)]
  [port ((ID : in | out | inout TYPEID [= expr]);)]
  end component [COMPID];
[impure] function ID
  (( [constant | variable | signal] ID :
  in | out | inout TYPEID [= expr]);))
  return TYPEID [(s)
  {sequential_statement}
  end [function] ID];
procedure ID(((constant | variable | signal] ID :
  in | out | inout TYPEID [= expr]);))
[is begin
  {sequential_statement}
end [procedure] ID];
for LABELID | others | all : COMPID use
  (entity [LIBID.]ENTITYID ([ ARCHID ])) |
  (configuration [LIBID.]CONFID)
  [generic map ((GENID => expr_i))]
  port map ((PORTID => SIGID | expr_i));]

```

### 3. EXPRESSIONS

```

expression :=
  (relation and relation) |
  (relation or relation) |
  (relation xor relation)
relation := shexpr [relop shexpr]
shexpr := shexpr [shop shexpr]
sexpr := [+|-] term {addop term}
term := factor {mulop factor}
factor :=
  (prim [** prim]) | (abs prim) | (not prim)
prim :=
  literal | OBJID | OBJID/ATTRID | OBJID{(expr_i)}
  | OBJID(range) | {[choice {[choice =>} expr_i]}
  | FCTID([PARID =>] expr_i) | TYPEID{(expr) |
  TYPEID{(expr) | new TYPEID{(expr)}} | (expr)
choice := shexpr | range | RECFID | others

```

#### 3.1. OPERATORS, INCREASING PRECEDENCE

```

logop      and | or | xor
relop      = | /= | < | <= | > | >=
shop       shl | srl | sla | sra | rol | ror
addop      + | - | &
mulop      * | / | mod | rem
miscop     ** | abs | not

```

#### 4. SEQUENTIAL STATEMENTS

```
wait (on (SIGID,i) [until expr] [for time]);
assert expr
[report string] [severity note | warning |
error | failure];
report string
[severity note | warning | error |
failure];
SIGID <= [transport] | [reject TIME inertial]
(expr [after time]);
VARID := expr;
PROCEDUREID(((PARID =>] expri));
[LABELi] if expr then
[sequential_statement]
[elsif expr then
[sequential_statement]]
[else
[sequential_statement]
end if [LABELi];
[LABELi] case expr is
[when choice [[ choice]] =>
[sequential_statement]
end case [LABELi];
[LABELi] [while expr] loop
[sequential_statement]
end loop [LABELi];
[LABELi] for ID in range loop
[sequential_statement]
end loop [LABELi];
next [LOOPLBL] [when expr];
exit [LOOPLBL] [when expr];
return [expression];
null;
```

#### 5. PARALLEL STATEMENTS

```
[LABELi] block [is]
[generic ( (ID : TYPEIDi);
[generic map ( (GENID =>] expri );]]
[port ( (ID : in | out | inout TYPEIDi );
[port map ( (PORTID =>] SIGID | expri );]]
[[declaration]]
begin
[[parallel_statement]]
end block [LABELi];
[LABELi] [postponed] process [( (SIGIDi ) ) ]
[[declaration]]
begin
[[sequential_statement]]
end [postponed] process [LABELi];
[LABELi] [postponed] PROCID(((PARID =>] expri));
```

```
[LABELi] [postponed] assert expr
[report string] [severity note | warning |
error | failure];
[LABELi] [postponed] SIGID <=
[transport] | [reject TIME inertial]
[[expr [after time]] / [unaffected] when expr
else]] (expr [after time]) | [unaffected];
[LABELi] [postponed] with expr select
SIGID <= [transport] | [reject TIME inertial]
{expr [after time]} |
[unaffected] when choice [{ choice}];];
LABEL: COMPID
[[generic map ( (GENID =>] expri );]]
port map ( (PORTID =>] SIGIDi );];
LABEL: entity [LIBID,ENTITYID] [(ARCHID)]
[[generic map ( (GENID =>] expri );]]
port map ( (PORTID =>] SIGIDi );];
LABEL: configuration [LIBID,]CONFID
[[generic map ( (GENID =>] expri );]]
port map ( (PORTID =>] SIGIDi );];
LABEL: if expr generate
[[parallel_statement]]
end generate [LABELi];
LABEL: for ID in range generate
[[parallel_statement]]
end generate [LABELi];
```

#### 6. PREDEFINED ATTRIBUTES

TYPID'base	Base type
TYPID'left	Left bound value
TYPID'right	Right-bound value
TYPID'high	Upper-bound value
TYPID'low	Lower-bound value
TYPID'pos(expr)	Position within type
TYPID'val(expr)	Value at position
TYPID'succ(expr)	Next value in order
TYPID'prec(expr)	Previous value in order
TYPID'leftof(expr)	Value to the left in order
TYPID'rightof(expr)	Value to the right in order
TYPID'ascending	Ascending type predicate
TYPID'image(expr)	String image of value
TYPID'value(string)	Value of string image
ARYID'left(expr)	Left-bound of [nth] index
ARYID'right(expr)	Right-bound of [nth] index
ARYID'high(expr)	Upper-bound of [nth] index
ARYID'low(expr)	Lower-bound of [nth] index
ARYID'range(expr)	'left down/to 'right
ARYID'reverse_range(expr)	'right down/to 'left
ARYID'length(expr)	Length of [nth] dimension
ARYID'ascending(expr)	'right >= 'left ?
SIGID'delayed(expr)	Delayed copy of signal
SIGID'stable(expr)	Signals event on signal
SIGID'quiet(expr)	Signals activity on signal

```
SIGID'transaction{(expr)}
Toggles if signal active
Event on signal ?
Activity on signal ?
Time since last event
Time since last active
Value before last event
Active driver predicate
Value of driver
Name of object
Pathname of object
Pathname to object
```

#### 7. PREDEFINED TYPES

BOOLEAN	True or false
INTEGER	32 or 64 bits
NATURAL	Integers >= 0
POSITIVE	Integers > 0
REAL	Floating-point
BIT	'0', '1'
BIT_VECTOR(NATURAL)	Array of bits
CHARACTER	7-bit ASCII
STRING(POSITIVE)	Array of characters
TIME	hr, min, sec, ns,
	us, ns, ps, fs
DELAY_LENGTH	Time => 0

#### 8. PREDEFINED FUNCTIONS

NOW	Returns current simulation time
DEALLOCATE(ACCESS_TPOBJ)	Deallocate dynamic object
FILE_OPEN(status, FILEID, string, mode)	Open file
FILE_CLOSE(FILEID)	Close file

#### 9. LEXICAL ELEMENTS

Identifier ::= letter { [underline] alphanumeric }
decimal literal ::= integer [ '.' integer ] [ 'E'   '+'   '-' ] integer
based literal ::=
integer # hexint [ '.' hexint ] # [ 'E'   '+'   '-' ] integer
bit string literal ::= B[O]X " hexint "
comment ::= -- comment text

© 1995 Qualis Design Corporation. Permission to reproduce and distribute strictly verbatim copies of this document in whole is hereby granted.

Qualis Design Corporation

Beaverton, OR USA

Phone: +1-503-531-0377 FAX: +1-503-629-5525

E-mail: info@qualis.com

Also available: 1164 Packages Quick Reference Card  
Verilog HDL Quick Reference Card