# EDA321: Digital Design <br> Re-Exam - January 2014 

Date: January 13, 2014
Time: 8:30-12:30
Examiner: Ioannis Sourdis

Department: Computer Science and Engineering
Inquiries: Ioannis Sourdis (extension 1744); will visit the room at 10:00 and at 11:30

Results and grading review: See me in my office on January 31 at 10 am.
Duration: 4 hours

Grading scale: 100 points in total
Chalmers:
0: 0\%-39\%, 3: 40\%-59\%, 4: 60\%-79\%, 5: 80\%-100\%
GU:
Fail (U): 0\%-39\%, Pass (G): 40\%-69\%, Pass with Distinction (VG): 70\%-100\%
Available references: Blank paper and a calculator are allowed. No textbooks or lecture notes, etc. allowed.

General: Submit your solutions, in English, on blank paper sheets. Write legibly; feel free to use figures to get your point across.

The order of answering the questions does not matter (start with the easiest ones).

Please start the solutions for each problem on a new sheet. Please number the sheets so that the solutions are in numerical order.

Note that it is possible to receive partial credit for an answer even if it is not $100 \%$ correct.

Your personal identity code is required on each submitted sheet!

Good luck!

## Question 1: (15 points)

a) Find the minterms of the function $F(x 0, x 1, x 2, x 3)=\Pi(3,4,11,12,13,15)$ (2 points)

Minimize the cost of function F .
b) Using Quine-McCluskey? (9 points)
c) using Karnaugh (4 points)

Measure the cost of the minimized function by counting the total number of 2-input gates of the circuit (e.g. $a^{*} b+c^{*} d$, has cost of 3 ).

## Answer:

a) similar to Lecture 2 slide 13
b) Lecture 2 from slide 95 on
c) similar to Lecture 2 slides 19, 20, 21
(Above mentioned lecture slides can be found at the end of this document)

## Question 2: (5 points)

a) Describe the difference between an asynchronous and a synchronous reset in a D-flip-flop. Make a timing diagram showing the difference.
b) What is clock skew? Give an example where a clock skew may create wrong functionality of a synchronous circuit.

## Answer:

a) Lecture 4 slide 25
b) Lecture 16 , slide 23
(Above mentioned lecture slides can be found at the end of this document)

## Question 3: (8 points)

Minimize the states of the following FSM using partitioning. Draw the state diagram of the minimized FSM.


## Answer:

a) Lecture 7 slide 49-57
(Above mentioned lecture slides can be found at the end of this document)

## Question 4: (15 points)

a) Describe an unsigned binary division between a 4 -bit dividend $\mathrm{x} 4 \times 3 \times 2 \times 1$ and a 4 -bit divider y4y3y2y1. Draw the block diagram and the registers used, and explain the steps needed for each iteration. How many iterations are needed for a 4 bit division? ( 8 points)
b) Make the binary division between $8 / 3$ showing each iteration and steps needed as you described them in (a)? ( 7 points)

## Answer:

a) Lecture 11 slide 24 (modified for 4-bits instead of 32)
b) Lecture 11 slide 25-26
(Above mentioned lecture slides can be found at the end of this document)

## Question 5: (7 points)

(a) (5 points)

Draw the block diagram of an $8 \times 8$ memory, using as "building blocks" D flip-flops and logic gates. The memory has the following inputs:

- DataIN,
- Write-enable,


And the following output:

- DataOUT

Note: both "DataIN" and "DataOUT" are signals of 8 bits.
-How many bits is the "Address" signal?

The D flip-flop has the following interface:

(b) (2 points)

Taking the above $8 \times 8$ memory as a black box (not having the ability to change its internal design) what can we add to use it as a $64 \times 1$ memory?

## Answer:

a) lecture 11, slide 34 (but for $4 x 4$ instead of $4 x 3$ )
b) a column multiplexer as shown in lecture 11, slide 39
(Above mentioned lecture slides can be found at the end of this document)

## Question 6: (10 points)

Considering the following Boolean functions:

1. $\mathrm{F}_{1}=\mathrm{A}_{0} \mathrm{~A}_{1} \mathrm{~A}_{3}+\mathrm{A}_{1} \mathrm{~A}_{2} \overline{\mathrm{~A}}_{3}+\overline{\mathrm{A}}_{0} \overline{\mathrm{~A}}_{1} \overline{\mathrm{~A}}_{2}$
2. $\mathrm{F}_{2}=\mathrm{A}_{0} \mathrm{~A}_{1}+\mathrm{A}_{3} \overline{\mathrm{~A}}_{2}$

Map the above functions to an FPGA that has:
a) 2 -input Lookup Tables (LUT)
b) 4-input LUTs

Draw the block diagram for each case:
What is the minimum number of LUTs in each case (4 cases in total)?
Considering that a 2 -input LUT has area A, a 4-input LUT has area $4^{*} \mathrm{~A}$, and each wire area A/4, what is the best LUT size (2-input LUTs or 4-input LUTs) that gives the lower area for each function?

## Answer:

a.1: 7 LUT, 15 wires, area $=7 * \mathrm{~A}+15 / 4^{*} \mathrm{~A}=10.25^{*} \mathrm{~A}$
a.2: 1 LUT, 5 wires, area $=4^{*} A+5 / 4^{*} A=5.25^{*}$ A
b.1: 3LUTs, 7 wires, area $=3^{*} \mathrm{~A}+7 / 4^{*} \mathrm{~A}=4.75^{*} \mathrm{~A}$
b.2: 1 LUT, 5 wires, area $=4^{*} \mathrm{~A}+5 / 4^{*} \mathrm{~A}=5.25^{*} \mathrm{~A}$

## Question 7: (10 points)

What is the difference between full custom ASICs and standard-cell ASICS? How each one is built and which one is expected to have better performance, lower power consumption, lower silicon area, and why?

## Answer:

Standard cell ASICs use pre-fixed cells implementing a single gate or a flip-flip (or bigger blocks, then called block-based ASICs). Tools are then used to place and wire these standard cells. Cells are described in libraries of some vendor that the hardware designer uses.

In full-custom ASICs, every gate and flip-flop is designed in detail down to the transistor level and even lower. Full custom ASICs get better performance, lower power consumption, and better area efficiency compared to standard cell ASICs because designers can optimize them in more detail (down to the transistor level). However, they are more difficult and expensive to design. Full-custom ASICs are meant for critical blocks (e.g. blocks that cause performance bottlenecks).

## Question 8: (10 points)

Explain the timing constraints of a D flip-flop.
a) What is the propagation time, setup time and hold time? (6 points)
b) Make a timing diagram to show the above time constraints in a D flip-flop. (3 points)
c) Explain when a flip-flop may enter a metastable state. (3 points)

## Answer:

Lecture 16 slides 18, 19, 31

## Question 9: (10 points)

Calculate the maximum delay of the circuit (critical path delay), considering the following:

- a NOT gate has a delay of 1 ns
o an AND gate has a delay of 3 ns
- a NAND gate has a delay of 2 ns
o a XOR gate has a delay of 7 ns
o an OR gate has a delay of 3 ns
o Propagation time (clock to output) for a flip-flop 1ns
o Setup time for a flip-flop 2ns
o Wires have zero delay
o All inputs ( $a, b, c, d$, e) have zero delay
a



## Answer:

The Critical path is from the output of the flip-flops connected to " $a$ " to the input of the flip-flop at the output.

Max Delay $=($ Propagation delay of the flip-flop $)+($ Delay of the NOT gate $)$
$+($ Delay of the XOR gate $)+($ Setup-time of the flip-flop $) \Leftrightarrow$ Max Delay $=$ $1 \mathrm{~ns}+1 \mathrm{~ns}+7 \mathrm{~ns}+2 \mathrm{~ns}=11 \mathrm{~ns}$

Question 10: (10 points)
Find the test-set of inputs that detect all the single stuck-at faults for the following circuit:


## Answer:

Lecture 13, slide 24.

## Lecture Slides

## Question 1:

## Conversion between canonical forms

Relation between maxterms and minterms of a function

$$
F(x, y, z)=\Sigma(1,3,5,6,7)=\Pi(0,2,4)
$$

... and for the inverted function:

$$
F^{\prime}(x, y, z)=\Pi(1,3,5,6,7)=\Sigma(0,2,4)
$$

## Karnaugh-diagram



```
W'XY'Z + W'XYZ =
(W'XZ)(Y'+Y) = W'XZ
```

Note: $\left(\mathrm{Y}^{\prime}+\mathrm{Y}\right)=1$

## Karnaugh of 4 variables

Minimize function $F=\Sigma m(0,2,7,8,14,15)+d(3,6,9,12,13)$


## Product of Sums (maxterms)



2015-2016, Lecture 2

## Quine-McCluskey Method An Example

1. Find all the prime implicants

$$
f(a, b, c, d)=\sum m(0,1,2,5,6,7,8,9,10,14)
$$

group $0 \begin{cases}0 & 0000 \\ \text { group } 1 & \text { Group the minterms } \\ \begin{array}{ll}1 & 0001 \\ 2 & 0010 \\ 8 & 1000\end{array} & \begin{array}{l}\text { according to the number }\end{array} \\ \hline & \text { of } 1 \text { s in the minterm. }\end{cases}$
$\left.\begin{array}{l}\text { group } 2 \begin{cases}5 & 0101 \\ 6 & 0110 \\ 9 & 1001\end{cases} \\ 10 \\ 1010\end{array}\right]\left(\begin{array}{ll}8 & 0111 \\ \hline 14 & 1110\end{array}\right.$

This way we only have to compare minterms from adjacent groups.

# Quine-McCluskey Method An Example 

Column I


EDA322 Digital Design
2015-2016 Lecture 2

Column II

| 0,1 | $000-$ |
| :---: | :---: | :---: |
| 0,2 | $00-0$ |
| 0,8 | -000 |
| 1,5 | $0-01$ |
| 1,9 | -001 |
| 2,6 | $0-10 \checkmark$ |
| 2,10 | -010 |
| 8,9 | $100-$ |
| , 10 | $10-0$ |
| 5,7 | $01-1$ |
| 6,7 | $011-$ |
| 6,14 | -110 |
| 10,14 | $1-10$ |

Column III

$$
\begin{array}{rr}
0,1,8,9 & -00 \\
0,2,8,10 & -0-0 \\
0,8,1,9 & -00 \\
0,8,2,10 & -0-0 \\
\hline 2,6,10,14 & -10 \\
2,10,6,14 & -10
\end{array}
$$

No more combinations
are possible, thus we stop here.

# Quine-McCluskey Method An Example 

Column I


EDA322 Digital Design,
2015-2016, Lecture

Column II

| 0,1 | $000-$ |
| :---: | :---: |
| 0,2 | $00-0$ |
| 0,8 | -000 |
| 1,5 | $0-01$ |
| 1,9 | -001 |
| 2,6 | $0-10$ |
| 2,10 | -010 |
| 8,9 | $100-$ |
| , 10 | $10-0$ |
| 5,7 | $01-1$ |
| 6,7 | $011-$ |
| 6,14 | -110 |
| 10,14 | $1-10$ |

Column III
0,1,8,9 -00-

0,2,8,10 -0-0
$0,0,1,0-0=$
$\frac{0,0,2,10}{}-\frac{0}{2,6,10,14}--10$
$2,10,0,14 \cdots$

We can eliminate repeated combinations

## Quine-McCluskey Method An Example

| Column I | Column II | Column III |
| :---: | :---: | :---: |
| group $0 \quad 00000 \checkmark$ | 0,1 000- $\checkmark$ | 0,1,8,9 -00- |
| $0001 \checkmark$ | 0,2 00-0 $\checkmark$ | 0,2,8,10 -0-0 |
| group $1\left\{\begin{array}{l}20010 \checkmark\end{array}\right.$ | 0,8 $-000 \checkmark$ | 2,6,10,14 --10 |
| gre $\begin{cases} \\ 8 & 1000 \checkmark\end{cases}$ | 1,5 0-01 |  |
| 50101 | 1,9 2,6 0-10 ${ }^{\text {r }}$ | Now we form f with the terms not checked |
| $60110 \checkmark$ | 2,10-010 $\checkmark$ |  |
| $91001 \checkmark$ | 8,9 100- $\checkmark$ |  |
| (10 $1010 \checkmark$ | 8,10 10-0 | $f=a^{\prime} c^{\prime} d$ |
| \% 0111 | 5,7 $01-1$ |  |
| group $3 \begin{cases}14 & 1110\end{cases}$ | 6,7 011- |  |
|  | 6,14-110 10 |  |

# Quine-McCluskey Method An Example 

Column I

EDA322 Digital Design
2015-2016, Lecture 2


Column II


Column III

## Quine-McCluskey Method An Example

Column I


EDA322 Digital Design
2015-2016 Lecture 2

| group 0 | 0 | 0000 |
| :---: | :---: | :---: |
| group 1 |  | 0001 |
|  |  | 0010 |
|  | 8 |  |
| group 2 | 5 | 0101 |
|  |  | 0110 |
|  |  |  |
|  | 10 |  |
| group 3 |  | 0111 |
|  |  | 1110 |

## Column II

| 0,1 | 000- $\checkmark$ | 0,1,8,9 -00- |
| :---: | :---: | :---: |
| 0,2 | 00-0 $\checkmark$ | 0,2,8,10 -0-0 |
| 0,8 | -000 $\sqrt{ }$ | 2,6,10,14 --10 |
| 1,5 | 0-01 |  |
| 1,9 | -001 $\checkmark$ |  |
|  | 0-10 |  |
| 2,10 | -010 $\checkmark$ |  |
| 8,9 | 100- $\checkmark$ |  |
| 8,10 | 10-0 ${ }^{\checkmark}$ | $f=a^{\prime} c^{\prime} d+a^{\prime} b d+a^{\prime} b c$ |
| 5,7 | 01-1 |  |
|  | 011- |  |
| 6,14 | -110 $\checkmark$ |  |
| 10,14 | 1-10 $\checkmark$ |  |

Column III
. Sourdis, CSE, Chalmers

## Quine-McCluskey Method An Example

Column I


EDA322 Digital Design
2015-2016. Lecture 2

| group 0 | 0 | 0000 |
| :---: | :---: | :---: |
|  |  | 0001 |
| group 1 |  | 0010 |
|  | 8 | 1000 |
| group 2 | 5 | 0101 |
|  |  | 0110 |
|  |  | 1001 |
|  | 10 | 1010 |
| group 3 | $\{7$ | 0111 |
|  | 14 | 1110 |

Column II

| 0,1 | $000-$ |
| :---: | :---: |
| 0,2 | $00-0$ |
| 0,8 | -000 |
| 1,5 | $0-01$ |
| 1,9 | -001 |
| 2,6 | $0-10$ |
| 2,10 | -010 |
| 8,9 | $100-$ |
| 8 |  |
| 8,10 | $10-0$ |
| 5,7 | $01-1$ |
| 6,7 | $011-$ |
| 6,14 | -110 |

10,14 1-10

Column III

Sourdis, CSE, Chalmers

## Quine-McCluskey Method An Example

| Column I | Column II | Column III |
| :---: | :---: | :---: |
| group $000000 \checkmark$ | 0,1 000- | 0,1,8,9 -00- |
| [ $00001 \sqrt{ }$ | 0,2 00-0 | 0,2,8,10 -0-0 |
| group $1\left\{\begin{array}{l}1 \\ 20010 \checkmark\end{array}\right.$ | 0,8-000 | 2,6,10,14 --10 |
| group $1 \begin{cases}2 & 0010 \checkmark \\ 8 & 1000 \checkmark\end{cases}$ | 1,5 0-01 |  |
|  | 1,9 -001 $\checkmark$ |  |
| $\int \begin{array}{ll}5 & 0101 \checkmark\end{array}$ | 2,6 0-10 |  |
| group $2\left\{\begin{array}{l}60110 \checkmark\end{array}\right.$ | 2,10-010 $\checkmark$ |  |
| group 2 $\left\{\begin{array}{c}61001 \checkmark \\ 9\end{array}\right.$ | 8,9 100- $\checkmark$ |  |
| (10 $1010 \checkmark$ | 8,10 10-0 ${ }^{\text {- }}$ | $f=a^{\prime} c^{\prime} d+a^{\prime} b d+a^{\prime} b c+b^{\prime} c^{\prime}$ |
| $\text { oroun } 3\left\{\begin{array}{l} 70111 \end{array}\right.$ | $\begin{array}{ll} \hline 5,7 & 01-1 \\ 67 & 011- \end{array}$ | + b' d' |
| group $3 \begin{cases}14 & 1110 \checkmark\end{cases}$ | $\begin{array}{cc} 6,7 & 011- \\ 6,14 & -110 \end{array}$ |  |
|  | 10,14 1-10 |  |

# Quine-McCluskey Method An Example 

Column I


EDA322 Digital Design
2015-2016, Lecture 2

Column II

$$
\begin{array}{cc}
0,1 & 000- \\
0,2 & 00-0 \\
\checkmark \\
0,8 & -000 \\
\hline 1,5 & 0-01 \\
1,9 & -001 \\
2,6 & 0-10 \\
\checkmark \\
2,10 & -010 \\
8,9 & 100- \\
\checkmark \\
8,10 & 10-0 \\
\hline 5,7 & 01-1 \\
6,7 & 011- \\
6,14 & -110 \\
10,14 & 1-10
\end{array}
$$

Column III

```
0,1,8,9 -00-
\[
\frac{0,2,8,10-0-0}{2,6,10,14}--10 \Longleftrightarrow
\]
\[
+b^{\prime} d^{\prime}+c d^{\prime}
\]
```

$$
\frac{8,1010-0}{57 ~^{\prime 11}} \quad f=a^{\prime} c^{\prime} d+a^{\prime} b d+a^{\prime} b c+b^{\prime} c^{\prime}
$$

Question 2:

## Reset of $D$ flip-flop



EDA322 Digital Design,
2015-2016, Lecture 4

## Clock Skew

- The Problem
- correct behavior requires that the next state of all memory elements are determined by all the memory elements thus at the same time
- This is difficult in high performance systems since the time it takes for the clock to arrive, are of the same magnitude as the delay through the logic
- The skew effect:


Initial state: $\mathrm{IN}=0, \mathrm{QO}=1, \mathrm{Q} 1=1$
Due to skew next state is : $\mathrm{Q} 0=0, \mathrm{Q} 1=0$,
instead of Q0 $=0, \mathrm{Q} 1=1$

## Question 3:

## State Minimization: Partitioning

- State Minimization through Partitioning:
- Form an initial partition $\left(P_{1}\right)$ that includes all states.
- Form a second partition $\left(\mathrm{P}_{2}\right)$ by separating the states into blocks based upon their output values.
- Form a third partition $\left(\mathrm{P}_{3}\right)$ by separating the states into blocks corresponding to the next state values.
- Continue partitioning until two successive partitions are the same (i.e. $P_{N-1}=P_{N}$ ).
- All states in any one block are equivalent.
- Equivalent states can be combined into a single state.


## State Minimization: Partitioning



## State Minimization: Partitioning

> Initial Partition:
> $P_{1}=(A B C D E F G)$

| Present state | Next state |  | $\underset{z}{\text { Output }}$ |
| :---: | :---: | :---: | :---: |
|  | $\boldsymbol{w}=0$ | $w=1$ |  |
| A | B | C | 1 |
| B | D | F | 1 |
| C | F | E | 0 |
| D | B | G | 1 |
| E | F | c | 0 |
| F | E | D | 0 |
| G | F | G | 0 |

The initial partition contains all states in the state diagram / table.

## State Minimization: Partitioning

- Separate states based on output value.
- $P_{2}=(A B D)(C E F G)$

| Present <br> state | Next state |  | Output |
| :---: | :---: | :---: | :---: |
|  | $\boldsymbol{w}=\mathbf{0}$ | $\boldsymbol{w}=\mathbf{1}$ | $\boldsymbol{Z}$ |
| A | B | C | $\mathbf{1}$ |
| B | D | F | $\mathbf{1}$ |
| C | F | E | $\mathbf{0}$ |
| D | B | G | 1 |
| E | F | C | 0 |
| F | E | D | 0 |
| G | F | G | 0 |

## State Minimization: Partitioning

- Separate states based on next state values.
- $P_{2}=(A B D)(C E F G)$

| Presen state | Next state |  | $\begin{gathered} \text { Outpuk } \\ z \end{gathered}$ |
| :---: | :---: | :---: | :---: |
|  | $\boldsymbol{w}=0$ | $w=1$ |  |
| A | B | C | 1 |
| B | D | F | 1 |
| C | F | E | 0 |
| D | B | G | 1 |
| E | F | C | 0 |
| F | E | D | 0 |
| G | F | G | 0 |



- $P_{3}=(A B D)(C E G)(F) \longrightarrow$ unique state


## State Minimization: Partitioning

| Present <br> state | Next state |  | Output |
| :---: | :---: | :---: | :---: |
|  | $\boldsymbol{w}=\mathbf{0}$ | $\boldsymbol{w}=1$ |  |
| A | B | C | $\mathbf{1}$ |
| B | D | F | 1 |
| C | F | E | 0 |
| D | B | G | 1 |
| E | F | C | 0 |
| F | E | D | 0 |
| G | F | G | 0 |

- Separate states based on next state values.
- $P_{3}=(A B D)(C E G)(F)$


$$
-P_{4}=(A D)(C E G)(F)(B)
$$

## State Minimization: Partitioning

- Separate states based on next state values.

| Present <br> state | Next state |  | Output <br> $\boldsymbol{z}$ |
| :---: | :---: | :---: | :---: |
|  | $\boldsymbol{w}=\mathbf{1}$ |  |  |
| A | B | C | $\mathbf{1}$ |
| B | D | F | $\mathbf{1}$ |
| C | F | E | 0 |
| D | B | G | 1 |
| E | F | C | 0 |
| F | E | D | 0 |
| G | F | G | 0 |



## State Minimization: Partitioning

- Since $P_{4}=P_{5}$, state minimization is complete.
- The equivalent states are:
- $A=D$
- $\mathrm{C}=\mathrm{E}=\mathrm{G}$
- B
- F
- Thus, the FSM can be realized with just 4 states.


## FSM: State Minimization

| Present <br> state | Next state |  | Output |
| :---: | :---: | :---: | :---: |
|  | w $=\mathbf{0}$ | w $=\mathbf{1}$ |  |
| A | B | C | $\mathbf{1}$ |
| B | A | F | 1 |
| C | F | C | 0 |
| F | C | A | 0 |

Minimized State Table

## FSM: State Minimization



## Question 4:

## Division



## Ex: $8 / 3=2$, Remainder $=2$



Ex: $8 / 3=2$ (Remainder $=2$ ) (Con'd)

|  | $\$ R$ | $=00010$ | $\$ Q=0000$ |
| ---: | :--- | ---: | :--- |$\quad \$ M=00011$

Note "Restore $\$ \mathrm{R}$ " in Steps 1, 2 and 4. This method is known as the RESTORING DIVISION. An improved method, NON-RESTORING DIVISION, is possible (Hamacher, et al.)

## Question 5:

## Memory Example



## Column MUX in ROMs and RAMs:

- Controls physical aspect ratio
- In DRAM, allows reuse of chip address pins

$1 \mathrm{~K} \times 1 \mathrm{ROM}$

$256 \times 4$ ROM


## Question 8:

## Delay in Flip-flops


$\mathrm{T}_{\text {su }}=$ setup time
(the time the input of a flip flop needs to be stable before the clock edge to be stored correctly)
$\mathrm{T}_{\mathrm{h}}=$ hold time
(the time the input of a flip flop needs to be held after the clock edge to be stored correctly)
$T_{p}=$ propagation time (clock to $Q$ )
(the time a flip-flop needs to propagate a value stored to the output)

## Time parameters for clocked memory elements

```
Datasignal ( \(D=q_{i}^{+}\))
Klock
signal (CP)
Utsignal \(\left(\mathrm{q}_{\mathrm{i}}\right)\)
```



## Metastability and Asynchronous Inputs

## Synchronizer Failure



## Question 10:

Testset


| Test | Fault detected |  |  |  |  |  |  |  |  |  |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| $w_{1} w_{2} w_{3}$ | a/0 | a/1 | b/0 | b/1 | c/0 | c/1 | d/0 | d/1 | $f / 0$ | $f / 1$ |
| 000 |  | $\checkmark$ |  |  |  |  |  | $\checkmark$ |  | $\checkmark$ |
| 001 |  | $\checkmark$ |  | $\checkmark$ |  |  |  | $\checkmark$ |  | $\checkmark$ |
| 010 |  | $\checkmark$ |  |  |  | , |  | $\checkmark$ |  | $\checkmark$ |
| 011 |  |  | ) |  | $\checkmark$ |  | $\checkmark$ |  | $\checkmark$ |  |
| 100 | $\checkmark$ |  |  |  |  |  |  |  | $\checkmark$ |  |
| 101 | $\checkmark$ |  |  |  |  |  |  |  | $\checkmark$ |  |
| 110 | $\checkmark$ |  |  |  |  |  |  |  | $\checkmark$ |  |
| 111 |  |  |  |  |  |  |  |  | $\checkmark$ |  |

